ST72F321 STMICROELECTRONICS [STMicroelectronics], ST72F321 Datasheet - Page 165

no-image

ST72F321

Manufacturer Part Number
ST72F321
Description
64/44-PIN 8-BIT MCU WITH 32 TO 60K FLASH/ROM, ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F321
Manufacturer:
ST
0
Part Number:
ST72F3218K6T6
Manufacturer:
ST
Quantity:
84
Part Number:
ST72F321AR6T
Manufacturer:
ST
0
Part Number:
ST72F321AR6T3
Manufacturer:
ST
0
Part Number:
ST72F321AR6T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F321AR6T6
Manufacturer:
ST
0
Part Number:
ST72F321AR6T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F321AR6TA
Manufacturer:
ST
Quantity:
102
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
185
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
20 000
COMMUNICATION INTERFACE CHARACTERISTICS (Cont’d)
12.11.2 I
Subject to general operating conditions for V
f
Figure 95. Typical Application with I
Notes:
1. Data based on standard I
2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined
region of the falling edge of SCL.
3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of
SCL signal.
4. Measurement points are done at CMOS levels: 0.3xV
5. At 4MHz f
t
CPU
w(STO:STA)
Symbol
t
t
t
t
t
w(SCLH)
t
w(SCLL)
t
su(SDA)
t
t
su(STO)
t
t
su(STA)
h(SDA)
h(STA)
r(SDA)
r(SCL)
f(SDA)
SDA
SCK
f(SCL)
I
C
, and T
2
t
C BUS
f(SDA)
b
2
C - Inter IC Control Interface
CPU
t
A
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
Repeated START condition setup time
STOP condition setup time
STOP to START condition time (bus free)
Capacitive load for each bus line
h(STA)
unless otherwise specified.
START
, max.I
4.7kΩ
t
w(SCKH)
t
r(SDA)
2
C speed (400kHz) is not achievable. In this case, max. I
V
DD
2
C protocol requirement, not tested in production.
t
w(SCKL)
Parameter
4.7kΩ
V
DD
t
su(SDA)
2
t
r(SCK)
C Bus and Timing Diagram
100Ω
100Ω
t
h(SDA)
t
DD
f(SCK)
DD
,
SDAI
SCLI
and 0.7xV
Refer to I/O port characteristics for more details on
the input/output alternate function characteristics
(SDAI and SCLI). The ST7 I
requirements of the Standard I
protocol described in the following table.
ST72XXX
Standard mode I
Min
250
0
4.7
4.7
4.0
4.0
4.0
4.7
DD
3)
.
1)
4)
2
Max
1000
C speed will be approximately 260KHz.
300
400
2
1)
C
t
su(STA)
20+0.1C
20+0.1C
t
su(STO)
Min
Fast mode I
100
0
1.3
0.6
0.6
0.6
0.6
1.3
2
2)
C interface meets the
1)
t
w(STO:STA)
STOP
2
b
b
C communication
REPEATED START
Max
900
300
300
2
400
C
ST72321
5)
3)
1)
START
165/189
Unit
µs
µs
µs
µs
pF
ns

Related parts for ST72F321