UPD703039GM NEC [NEC], UPD703039GM Datasheet
UPD703039GM
Related parts for UPD703039GM
UPD703039GM Summary of contents
Page 1
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS DESCRIPTION The PD703039, 703039Y, 703040, 703040Y, 703041, and 703041Y (collectively known as the V850/SV1) are products in the low-power series of V850 Family time control. The V850/SV1 employs the CPU core ...
Page 2
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y { PWM output: 4 channels { Vsync/Hsync separation circuit { On-chip key return function { On-chip clock generator { Power saving function: HALT/IDLE/STOP modes { ROM correction: 4 points changeable { Package: 176-pin plastic ...
Page 3
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y PIN CONFIGURATION 176-pin plastic LQFP (fine pitch) (24 PD703039GM- -UEU PD703039YGM- -UEU PD703040GM- -UEU PD703040YGM- -UEU PD703041GM- -UEU PD703041YGM- -UEU Note 2 P12/SCK0/SCL0 1 P13/SI1/RXD0 2 P14/SO1/TXD0 3 P15/SCK1/ASCK0 4 Note 2 P20/SI2/SDA1 5 ...
Page 4
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y PIN IDENTIFICATION A16 to A21: Address Bus AD0 to AD15: Address/Data Bus ADTRG: AD Trigger Input ANI0 to ANI15: Analog Input ASCK0, ASCK1: Asynchronous Serial Clock ASTB: Address Strobe AV : Analog Power Supply ...
Page 5
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y INTERNAL BLOCK DIAGRAM NMI INTP0 to INTP6 INTC INTCP80 to INTCP83, INTCP90 to INTCP93 INTTCLR8 INTTI8, INTTI9 Timer/counter TI000, TI001, 16-bit timers TI010, TI011 : TM0, TM1 TO0, TO1 8-bit timers TO80, TO81 : ...
Page 6
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 1. PIN FUNCTIONS .................................................................................................................................. 7 1.1 Port Pins .................................................................................................................................................... 7 1.2 Non-Port Pins........................................................................................................................................... 11 1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins ....................... 14 2. ELECTRICAL SPECIFICATIONS...................................................................................................... 18 3. ...
Page 7
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 1. PIN FUNCTIONS 1.1 Port Pins Pin Name I/O PULL P00 I/O Yes Port 0 8-bit I/O port P01 Input/output mode can be specified in 1-bit units. P02 P03 P04 P05 P06 P07 P10 ...
Page 8
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Pin Name I/O PULL P45 I/O No Port 4 8-bit I/O port P46 Input/output mode can be specified in 1-bit units. P47 P50 I/O No Port 5 8-bit I/O port P51 Input/output mode can ...
Page 9
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Pin Name I/O PULL P94 I/O No Port 9 7-bit I/O port P95 Input/output mode can be specified in 1-bit units. P96 P100 I/O Yes Port 10 8-bit I/O port P101 Input/output mode can ...
Page 10
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Pin Name I/O PULL P150 I/O No Port 15 8-bit I/O port P151 Input/output mode can be specified in 1-bit units. P152 P153 P154 P155 P156 P157 P160 I/O No Port 16 8-bit I/O ...
Page 11
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 1.2 Non-Port Pins Pin Name I/O PULL A16 to A21 Output No Address bus AD0 to AD7 I/O No Address/data multiplexed bus AD8 to AD15 ADTRG Input Yes ...
Page 12
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Pin Name I/O PULL INTTCLR8 Input No External interrupt request input (digital noise elimination) INTTI8 Input No INTTI9 KR0 to KR7 Input Yes Key return input LBEN Output No Lower byte enable signal output ...
Page 13
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Pin Name I/O PULL TI001 External capture trigger input for TM0 Input Yes TI010 External count clock input/external capture trigger input for TM1 TI011 External capture trigger input for TM1 TI2 External count clock ...
Page 14
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins Table 1-1 shows the I/O circuit type of each pin and the recommended connection of unused pins. For the input/output configuration ...
Page 15
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Table 1-1. Types of Pin I/O Circuit and Recommended Connection of Unused Pins (2/2) Pin Alternate Function P121 SO4 P122 SCK4 P123 CLO P124 TI6/TO6 P125 TI7/TO7 P126 TI10/TO10 P127 TI11/TO11 P130 to P133 ...
Page 16
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Figure 1-1. Pin Input/Output Circuits (1/2) Type P-ch IN N-ch Type 2 IN Schmitt-triggered input with hysteresis characteristics Type Data P-ch Output N-ch disable Push-pull output that can ...
Page 17
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Figure 1-1. Pin Input/Output Circuits (2/2) Type 5 Pullup P-ch enable V DD Data P-ch Output N-ch disable Input enable Type 9 P-ch Comparator IN + – N-ch V (Threshold voltage) REF ...
Page 18
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 2. ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings (T = 25° Parameter Symbol Supply voltage Input voltage Clock input voltage ...
Page 19
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 3. Ports 7, 8 (includes alternate function pins sure not to exceed each absolute maximum rating (MAX.). Cautions 1. Do not directly connect to each other output pins (or I/O pins) of ...
Page 20
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Recommended Oscillator (1) Main System Clock Oscillator (T A Parameter Symbol Oscillation frequency f XX Oscillation stabilization After reset release time After STOP mode release Note Values vary depending on the settings of the ...
Page 21
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y DC Characteristics (T = –40 to +85° Parameter Symbol Input voltage, high V Pins in Note 1 , WAIT IH1 V Pins in Note 2 IH2 V Pins in Note 3, RESET ...
Page 22
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Data Retention Characteristics (T = –40 to +85° Parameter Symbol Data retention voltage V Data retention current Supply voltage rising time Supply voltage falling time Supply voltage hold time (from STOP mode ...
Page 23
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y AC Characteristics AC Test Input Waveforms ( Test Output Test Point ( Load ...
Page 24
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Clock Timing Operating Conditions (T = –40 to +85° Parameter X1 input cycle t XT1 input cycle X1 input high-level width t XT1 input high-level width X1 input low-level width t XT1 ...
Page 25
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Bus Timing (CLKOUT Asynchronous –40 to +85° Parameter Address setup time (to ASTB ) Address hold time (from ASTB ) Address float from ...
Page 26
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Bus Timing (CLKOUT Synchronous –40 to +85° Parameter Address delay time from CLKOUT Address float delay time from CLKOUT ASTB delay time from ...
Page 27
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait) T1 CLKOUT (output) <39> A16 to A21 (output), Note AD0 to AD15 (I/O) <41> <11> ASTB (output) <22> DSTB (output), RD (output) WAIT (input) Note R/W (output), UBEN ...
Page 28
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait) T1 CLKOUT (output) <39> A16 to A21 (output), Note AD0 to AD15 (I/O) <41> <11> ASTB (output) <22> DSTB (output), WRL (output), WRH (output) WAIT (input) Note R/W ...
Page 29
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Bus Hold CLKOUT (output) <48> <49> HLDRQ (input) HLDAK (output) A16 to A21 (output), Note AD0 to AD15 (I/O) ASTB (output) DSTB (output), RD (output), WRL (output), WRH (output) Note R/W (output), UBEN (output), ...
Page 30
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Reset/Interrupt Timing (T = –40 to +85° Parameter Symbol RESET high-level width t WRSH RESET low-level width t WRSL NMI high-level width t WNIH NMI low-level width t WNIL INTPn high-level width ...
Page 31
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y TIn Input Timing (T = –40 to +85° Parameter Symbol TIn0, TIn1 (n = 00, 01) t TIH high-level width TIn ( 10, 11) high-level width TIn0, TIn1 ...
Page 32
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 3-Wire SIO Timing (1) Master Mode (T = –40 to +85° Parameter SCKn cycle time SCKn high-level width SCKn low-level width SIn setup time (to SCKn ) SIn hold time (from SCKn ...
Page 33
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 3-Wire Variable-Length CSI Timing (1) Master Mode (T = –40 to +85° Parameter SCK4 cycle time SCK4 high-level width SCK4 low-level width SI4 setup time (to SCK4 ) SI4 hold time (from ...
Page 34
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y UART Timing (T = –40 to +85° Parameter ASCKn cycle time ASCKn high-level width ASCKn low-level width Remark ASCKn (input) Remark ...
Page 35
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Bus Mode (Only for PD703039Y, 703040Y, and 703041Y –40 to +85° Parameter SCLn clock frequency f CLK Bus free time ...
Page 36
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Bus Mode (Only for PD703039Y, 703040Y, and 703041Y) <77> <82> SCLn <80> <76> SDAn <75> Stop Start condition condition Remark A/D Converter (T = –40 to +85°C, ...
Page 37
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 3. PACKAGE DRAWING 176-PIN PLASTIC LQFP (FINE PITCH) (24x24 132 133 176 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum ...
Page 38
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y 4. RECOMMENDED SOLDERING CONDITIONS The PD703039, 703039Y, 703040, 703040Y, 703041, and 703041Y should be soldered and mounted under the following recommended conditions. For the details of the recommended soldering conditions, refer to the document ...
Page 39
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y [MEMO] Preliminary Data Sheet U13953EJ1V0DS00 39 ...
Page 40
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y [MEMO] 40 Preliminary Data Sheet U13953EJ1V0DS00 ...
Page 41
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y [MEMO] Preliminary Data Sheet U13953EJ1V0DS00 41 ...
Page 42
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps ...
Page 43
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Regional Information Some information contained in this document may vary from country to country. Before using any NEC product in your application, pIease contact the NEC office in your country to obtain a list ...
Page 44
PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The ...