bc41b143a07 ETC-unknow, bc41b143a07 Datasheet - Page 86

• Manufacturer Part Number: bc41b143a07
• Description: Single Chip Bluetooth
• Manufacturer: ETC-unknow

Device Terminal Descriptions
9.13
Power Supply
9.13.1 1.8V Power Supplies
BlueCore4-ROM contains a 1.8V regulator which may be used to power the 1.8V supplies of the device. The device
pin VREG_EN is used to enable and disable the regulator. Alternatively, an external 1.8V voltage source may be used.
9.13.2 Sequencing
The 1.8V supplies are VDD_ANA, VDD_VCO, VDD_RADIO and VDD_CORE. It is recommended that the 1.8V
supplies are all powered at the same time. The order of powering the 1.8V supplies relative to the other IO supplies
(VDD_PIO, VDD_PADS, VDD_USB) is not important. However, if the IO supplies are powered before the 1.8V
supplies all digital IO will have a weak pull-down irrespective of the reset state.
9.13.3 External Voltage Source
If the 1.8V rails of BlueCore4-ROM are supplied from an external voltage source, it is recommended that ,
VDD_RADIO, and VDD_ANA, should have less than 10mV rms noise levels between 0 to 10MHz.
Single tone frequencies are also to be avoided. The transient response of any regulator used should be 20µs or less.
It is essential that the power rail recovers quickly at the start of a packet, where the power consumption will jump to
high levels (see average current consumption section).
9.13.4 Voltage Regulator
An on-chip linear voltage regulator can be used to power the 1.8V dependent supplies. It is advised that a smoothing
circuit using a 2.2µF low ESR capacitor and 2.2Ω resistor be placed on the output VDD_ANA adjacent to VREG_IN.
The regulator is switched into a low power mode when the device is sent into Deep Sleep mode. When the on-chip
regulator is not required VDD_ANA is a 1.8V input and VREG_IN must be either open circuit or tied to VDD_ANA.
9.13.5 VREG_EN Pin
The regulator enable pin, VREG_EN, can be used to enable and disable the BlueCore4-ROM device if the on-chip
regulator is being used. The pin is active high and has an internal weak pull-up to enable the regulator if VREG_EN is
not connected.
Production Information
CS-101564-DSP12
Page 86 of 97
© CSR plc 2003-2007