CY28442-2_05 CYPRESS [Cypress Semiconductor], CY28442-2_05 Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
CY28442-2_05
Manufacturer Part Number
CY28442-2_05
Description
Clock Generator for Intel Alviso Chipset
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY28442-2_05.pdf
(21 pages)
CY28442-2
CPU_STP# Deassertion
The deassertion of the CPU_STP# signal will cause all CPU
outputs that were stopped to resume normal operation in a
synchronous manner. Synchronous manner meaning that no
short or stretched clock pulses will be produce when the clock
resumes. The maximum latency from the deassertion to active
outputs is no more than two CPU clock cycles.
CPU_STP#
CPUT
CPUC
CPUT Internal
CPUC Internal
Tdrive_CPU_STP#,10nS>200mV
Figure 7. CPU_STP# Deassertion Waveform
1.8mS
CPU_STOP#
PD
CPUT(Free Running
CPUC(Free Running
CPUT(Stoppable)
CPUC(Stoppable)
DOT96T
DOT96C
Figure 8. CPU_STP#= Driven, CPU_PD = Driven, DOT_PD = Driven
1.8mS
CPU_STOP#
PD
CPUT(Free Running)
CPUC(Free Running)
CPUT(Stoppable)
CPUC(Stoppable)
DOT96T
DOT96C
Figure 9. CPU_STP# = Tri-state, CPU_PD = Tri-state, DOT_PD = Tri-state
Document #: 38-07691 Rev. *B
Page 12 of 21