S29GL256N SPANSION [SPANSION], S29GL256N Datasheet - Page 79
![no-image](/images/no-image-200.jpg)
S29GL256N
Manufacturer Part Number
S29GL256N
Description
MirrorBit Flash Family
Manufacturer
SPANSION [SPANSION]
Datasheet
1.S29GL256N.pdf
(110 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S29GL256N10FAI010
Manufacturer:
SPANSION
Quantity:
9 944
Company:
Part Number:
S29GL256N10FAI020
Manufacturer:
SPANSION
Quantity:
9 983
Company:
Part Number:
S29GL256N10FFI01
Manufacturer:
SPANSION
Quantity:
2 165
Company:
Part Number:
S29GL256N10FFI010
Manufacturer:
INTEL
Quantity:
31
Part Number:
S29GL256N10FFI010
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
S29GL256N10FFI02
Manufacturer:
SPANSION
Quantity:
132
Part Number:
S29GL256N10FFI020E
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29GL256N10TFI01
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29GL256N10TFI010
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29GL256N10TFI010H
Manufacturer:
SPANSIO
Quantity:
20 000
A d v a n c e
I n f o r m a t i o n
gram address falls within a protected sector, Data# Polling on DQ7 is active for
approximately 1 µs, then the device returns to the read mode.
During the Embedded Erase algorithm, Data# Polling produces a “0” on DQ7.
When the Embedded Erase algorithm is complete, or if the device enters the
Erase Suspend mode, Data# Polling produces a “1” on DQ7. The system must
provide an address within any of the sectors selected for erasure to read valid
status information on DQ7.
After an erase command sequence is written, if all sectors selected for erasing
are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the
device returns to the read mode. If not all selected sectors are protected, the Em-
bedded Erase algorithm erases the unprotected sectors, and ignores the selected
sectors that are protected. However, if the system reads DQ7 at an address within
a protected sector, the status may not be valid.
Just prior to the completion of an Embedded Program or Erase operation, DQ7
may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is as-
serted low. That is, the device may change from providing status information to
valid data on DQ7. Depending on when the system samples the DQ7 output, it
may read the status or valid data. Even if the device has completed the program
or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may
be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.
Table
14
shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data#
Polling algorithm. Figure 17 in the AC Characteristics section shows the Data#
Polling timing diagram.
May 13, 2004 27631A4
S29GLxxxN MirrorBitTM Flash Family
79