M29W320EB NUMONYX [Numonyx B.V], M29W320EB Datasheet - Page 13

no-image

M29W320EB

Manufacturer Part Number
M29W320EB
Description
32 Mbit (4Mbx8 or 2Mbx16, Uniform Parameter Blocks, Boot Block) 3V supply Flash memory
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W320EB
Manufacturer:
ST
Quantity:
8 985
Part Number:
M29W320EB
Quantity:
5 000
Part Number:
M29W320EB
Manufacturer:
ST
0
Part Number:
M29W320EB-70
Manufacturer:
ST
0
Part Number:
M29W320EB-70N6
Manufacturer:
ST
Quantity:
8 995
Part Number:
M29W320EB-70N6
Quantity:
13
Part Number:
M29W320EB-70N6
Manufacturer:
NUMONYX
Quantity:
6 707
Part Number:
M29W320EB-70N6
Manufacturer:
ST
0
Part Number:
M29W320EB-70N6
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M29W320EB-70N6-L
Manufacturer:
ST
0
Part Number:
M29W320EB-70N6E
Manufacturer:
ST
0
M29W320ET, M29W320EB
2
2.1
2.2
2.3
2.4
2.5
2.6
Signal descriptions
See
connected to this device.
Address Inputs (A0-A20)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
interface of the Program/Erase Controller.
Data Inputs/Outputs (DQ0-DQ7)
The Data I/O outputs the data stored at the selected address during a Bus Read operation.
During Bus Write operations they represent the commands sent to the Command interface
of the Program/Erase Controller.
Data Inputs/Outputs (DQ8-DQ14)
The Data I/O outputs the data stored at the selected address during a Bus Read operation
when BYTE is High, V
impedance. During Bus Write operations the Command Register does not use these bits.
When reading the Status register these bits should be ignored.
Data Input/Output or Address Input (DQ15A–1)
When BYTE is High, V
When BYTE is Low, V
LSB of the addressed word, DQ15A–1 High will select the MSB. Throughout the text
consider references to the Data Input/Output to include this pin when BYTE is High and
references to the Address Inputs to include this pin when BYTE is Low except when stated
explicitly otherwise.
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, V
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
Figure 1: Logic
diagram, and
IL
IH
IH
, this pin behaves as an address pin; DQ15A–1 Low will select the
. When BYTE is Low, V
, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
Table 1: Signal
IH
, all other pins are ignored.
IL
, these pins are not used and are high
names, for a brief overview of the signals
Signal descriptions
13/63

Related parts for M29W320EB