ICL7107R INTERSIL [Intersil Corporation], ICL7107R Datasheet
![no-image](/images/no-image-200.jpg)
ICL7107R
Related parts for ICL7107R
ICL7107R Summary of contents
Page 1
... ICL7106CPL ICL7106CPLZ (Note 2) ICL7106CPLZ ICL7106CM44 ICL7106CM44 ICL7106CM44Z (Note 2) ICL7106CM44Z ICL7106CM44ZT (Note 2) ICL7106CM44Z ICL7107CPL ICL7107CPL ICL7107CPLZ (Note 2) ICL7107CPLZ ICL7107RCPL ICL7107RCPL ICL7107RCPLZ (Note 2) ICL7107RCPLZ ICL7107SCPL ICL7107SCPL ICL7107SCPLZ (Note 2) ICL7107SCPLZ ICL7107CM44 ICL7107CM44 ICL7107CM44T ICL7107CM44 ICL7107CM44Z (Note 2) ICL7107CM44Z ICL7107CM44ZT (Note 2) ICL7107CM44Z NOTES: 1. “R” indicates device with reversed leads for mounting to PC board underside. “S” indicates enhanced stability. ...
Page 2
... ICL7107R (PDIP) TOP VIEW OSC OSC OSC TEST REF (1’s) ...
Page 3
Absolute Maximum Ratings Supply Voltage ICL7106 ...
Page 4
Electrical Specifications (Note 3) (Continued) PARAMETER DISPLAY DRIVER ICL7107 ONLY Segment Sinking Current Except Pins 19 and 20 Pin 19 Only Pin 20 Only NOTES: 3. Unless otherwise noted, specifications apply to both the ICL7106 and ICL7107 ...
Page 5
Design Information Summary Sheet • OSCILLATOR FREQUENCY f = 0.45/RC OSC C > 50pF; R > 50kΩ OSC OSC f (Typ) = 48kHz OSC • OSCILLATOR PERIOD t = RC/0.45 OSC • INTEGRATION CLOCK FREQUENCY CLOCK ...
Page 6
Detailed Description Analog Section Figure 3 shows the Analog Section for the ICL7106 and ICL7107. Each measurement cycle is divided into three phases. They are (1) auto-zero (A-Z), (2) signal integrate (INT) and (3) de-integrate (DE). Auto-Zero Phase During auto-zero ...
Page 7
Analog COMMON This pin is included primarily to set the common mode voltage for battery operation (ICL7106) or for any system where the input signals are floating with respect to the power supply. The COMMON pin sets a voltage that ...
Page 8
V+ BP ICL7106 DECIMAL POINT SELECT TEST CD4030 FIGURE 6. EXCLUSIVE ‘OR’ GATE FOR DECIMAL POINT DRIVE Digital Section Figures 7 and 8 show the digital section for the ICL7106 and ICL7107, respectively. In the ICL7106, an internal digital ground ...
Page 9
TYPICAL SEGMENT OUTPUT V+ 0.5mA TO SEGMENT 8mA DIGITAL GROUND † THREE INVERTERS ONE INVERTER SHOWN FOR CLARITY OSC 1 System Timing Figure 9 shows the clocking arrangement used in the ICL7106 and ICL7107. Two basic clocking arrangements can be ...
Page 10
Component Value Selection Integrating Resistor Both the buffer amplifier and the integrator have a class A output stage with 100µA of quiescent current. They can supply 4µA of drive current with negligible nonlinearity. The integrating resistor should be large enough ...
Page 11
Typical Applications The ICL7106 and ICL7107 may be used in a wide variety of configurations. The circuits which follow show some of the possibilities, and serve to illustrate the exceptional versatility of these A/D converters. The following application notes contain ...
Page 12
Typical Applications (Continued) TO PIN 1 OSC 1 40 100kΩ OSC 2 39 OSC 3 38 100pF TEST 37 REF HI 36 REF LO 35 1kΩ REF 0.1µ REF COMMON ...
Page 13
Typical Applications (Continued) TO PIN 1 OSC 1 40 100kΩ OSC 2 39 OSC 3 38 100pF TEST 37 REF HI 36 REF REF 0.1µ REF COMMON ...
Page 14
Typical Applications (Continued) TO PIN 1 OSC 1 40 100kΩ OSC 2 39 OSC 3 38 100pF TEST 37 REF HI 36 REF REF 0.1µ REF COMMON ...
Page 15
Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between ...
Page 16
Metric Plastic Quad Flatpack Packages (MQFP -D- - PIN 1 - -16 0.40 0.20 0.016 MIN 0.008 o 0 MIN 0.13/0.17 0.005/0.007 -16 L ...