HI5628/16IN INTERSIL [Intersil Corporation], HI5628/16IN Datasheet
![no-image](/images/no-image-200.jpg)
HI5628/16IN
Related parts for HI5628/16IN
HI5628/16IN Summary of contents
Page 1
... HI5760 and HI5728. This DAC is a member of the CommLink™ family of communication devices. Ordering Information TEMP. PART RANGE o NUMBER ( C) PACKAGE † HI5628/16IN - LQFP HI5628IN - LQFP HI5628/6IN - LQFP † HI5628EVAL1 25 Evaluation Platform † Contact factory for availability. Pinout ...
Page 2
Typical Applications Circuit 50 ID4 ID3 ID2 ID1 ID0 (LSB) SLEEP 0.1 F FERRITE +5V TO +3V POWER SUPPLY BEAD NOTE: Recommended seperate analog and digital ...
Page 3
Functional Block Diagram (LSB) ID0 ID1 ID2 ID3 LATCH ID4 ID5 ID6 (MSB) ID7 ICLK INT/EXT INT/EXT VOLTAGE REFERENCE REFERENCE SELECT REFLO REFIO FSADJ SLEEP (LSB) QD0 QD1 QD2 QD3 LATCH QD4 QD5 QD6 (MSB) QD7 QCLK AV AGND DV ...
Page 4
Absolute Maximum Ratings Digital Supply Voltage DV to DCOM . . . . . . . . . . . . . . . . . +5.5V DD Analog Supply Voltage AV to ACOM . . . . . . ...
Page 5
... Electrical Specifications per channel except for ‘Power Supply Characteristics.’ (Continued) PARAMETER AC CHARACTERISTICS - HI5628/16IN - 165MHz (Per Channel) Spurious Free Dynamic Range, SFDR Within a Window Total Harmonic Distortion (THD) to Nyquist Spurious Free Dynamic Range, SFDR to Nyquist AC CHARACTERISTICS - HI5628IN - 125MHz (Per Channel) ...
Page 6
Electrical Specifications per channel except for ‘Power Supply Characteristics.’ (Continued) PARAMETER Reference Input Multiplying Bandwidth DIGITAL INPUTS D7-D0, CLK (Per Channel) Input Logic High Voltage with 5V Supply Input Logic High Voltage with 3V Supply, ...
Page 7
Timing Diagrams CLK D7-D0 I OUT t SETT t PD FIGURE 1. OUTPUT SETTLING TIME DIAGRAM CLK t SU D7-D0 I OUT t PD FIGURE 3. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM Definition of Specifications ...
Page 8
This also aids the ability to resolve the specified error band without overdriving the oscilloscope. Singlet Glitch Area, is the switching transient appearing on the output during a code ...
Page 9
Noise Reduction To minimize power supply noise, 0.1 F capacitors should be placed as close as possible to the converter’s power supply pins, AV and DV . Also, should the layout be designed DD DD using separate digital and analog ...
Page 10
Pin Descriptions PIN NO. PIN NAME 39-32 QD7 (MSB) Through QD0 (LSB) 1-5, 48-46 ID7 (MSB) Through ID0 (LSB) 8 SLEEP 15 REFLO 23 REFIO 22 FSADJ 14, 24 ICOMP1, QCOMP1 13, 18, 19, 25 AGND 17 IOUTB 16 IOUTA ...