PCA9600D NXP [NXP Semiconductors], PCA9600D Datasheet
PCA9600D
Available stocks
Related parts for PCA9600D
PCA9600D Summary of contents
Page 1
PCA9600 Dual bidirectional bus buffer Rev. 04 — 11 November 2009 1. General description The PCA9600 is designed to isolate I in point-to-point or multipoint applications 4000 pF. The PCA9600 is a higher-speed version of the P82B96. ...
Page 2
... Long distance point-to-point or multipoint architectures 4. Ordering information Table 1. Type number PCA9600D PCA9600DP 4.1 Ordering options Table 2. Type number PCA9600D PCA9600DP 5. Block diagram Fig 1. PCA9600_4 Product data sheet 2 C-buses operating at different logic levels (for example and 2 C-bus and SMBus (350 A) standard or Fm+ standard 2 ...
Page 3
... Figure 1 “Block diagram of PCA9600”. 2 C-bus pins SX (and SY) and transmit this state to pin TX Rev. 04 — 11 November 2009 PCA9600 Dual bidirectional bus buffer PCA9600DP GND 4 5 002aac837 Fig 3. Pin configuration for TSSOP8 (MSOP8) 2 C-bus 2 C-bus interface ...
Page 4
NXP Semiconductors The logic threshold voltage levels this I voltage V When interfacing with Fast-mode systems, the SX pin is guaranteed to sink the normal 3 mA with C-bus specification for all I ...
Page 5
NXP Semiconductors Remark: Two or more I/Os must not be interconnected. The PCA9600 design does not support this configuration. Bidirectional I direction control pin so, instead, slightly different logic LOW voltage levels are used at SX/SY to ...
Page 6
NXP Semiconductors When the device driving the PCA9600 improvement on the P82B96 as shown in however, and if the device driving the bus buffer is not I to use the micro already in the system ...
Page 7
NXP Semiconductors 9. Characteristics Table 6. Characteristics +85 C unless otherwise specified; voltages are specified with respect to GND with V amb unless otherwise specified. Typical values are measured at V Symbol Parameter Power supply ...
Page 8
NXP Semiconductors Table 6. Characteristics …continued +85 C unless otherwise specified; voltages are specified with respect to GND with V amb unless otherwise specified. Typical values are measured at V Symbol Parameter Output logic LOW ...
Page 9
NXP Semiconductors Table 6. Characteristics …continued +85 C unless otherwise specified; voltages are specified with respect to GND with V amb unless otherwise specified. Typical values are measured at V Symbol Parameter [5] Buffer response ...
Page 10
NXP Semiconductors Fig 4. 800 V OL (mV) 700 (1) (2) 600 500 400 typical and limits over temperature. OL (1) Maximum. (2) Typical. Fig function of junction ...
Page 11
NXP Semiconductors 1400 V CC(max) (mV) 1200 1000 800 600 400 Fig 9. V bus release limit over temperature; CC maximum values PCA9600_4 Product data sheet 002aac075 1000 800 600 400 ...
Page 12
NXP Semiconductors 10. Application information Refer to PCA9600 data sheet and application notes AN10658 and AN255 for more detailed application information. Fig 11. Interfacing a standard Fig 12. Galvanic isolation of I SDA SCL Fig 13. Long ...
Page 13
NXP Semiconductors V CC1 R2 R2 SCL C-BUS MASTER SDA SY PCA9600 C2 C2 GND Fig 14. Driving ribbon or flat telephone cables Table 7. Examples of bus capability Refer to Figure 14 ...
Page 14
NXP Semiconductors 10.1 Calculating system delays and bus clock frequency local master bus V CCM SCL MASTER 2 I C-BUS GND (0 V) Effective delay of SCL at slave: 120 + 17V Fig 15. ...
Page 15
NXP Semiconductors local master bus V CCM SDA MASTER 2 I C-BUS GND (0 V) Effective delay of SDA at master: 115 + 0.2( Fig 17. Rising edge of SDA at slave is delayed ...
Page 16
NXP Semiconductors the master reaching the slave rising edge reaching the master The master microcontroller should be programmed to produce a nominal SCL LOW period as follows: SCL LOW The actual LOW period will become (the programmed value + the ...
Page 17
NXP Semiconductors The actual LOW period will be 407 + 126 = 533 ns, which exceeds the minimum Fm+ 500 ns requirement. This system requires the bus LOW period, and therefore cycle time increased ...
Page 18
NXP Semiconductors ( 100 200 300 400 500 600 700 800 (1) TX output. (2) SX input. Fig 19. Propagation with V (SX ...
Page 19
NXP Semiconductors testing but it was not damaged. Whenever there is current flowing in any of these diodes it is possible that there can be faulty operation of any IC. For that reason we put a specification on the negative ...
Page 20
NXP Semiconductors 10.2.1 Example with questions and answers Question falling edge measure undershoot at 800 mV at the linked TX, RX pins of the PCA9600 that is generating the LOW, but the PCA9600 data sheet ...
Page 21
NXP Semiconductors Question: We have 2 meters of cable in a bus that joins the TX/RX sides of two PCA9600 devices. When one TX drives LOW the other PCA9600 TX/RX is driven to 0.8 V for over 50 ns. What ...
Page 22
NXP Semiconductors Question add 100 smaller. Is this a good idea? Answer: No not necessary to add any resistance. When the logic signal generated PCA9600 drives long traces or wiring with ...
Page 23
NXP Semiconductors 11. Package outline SO8: plastic small outline package; 8 leads; body width 3 pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT ...
Page 24
NXP Semiconductors TSSOP8: plastic thin shrink small outline package; 8 leads; body width pin 1 index 1 e DIMENSIONS (mm are the original dimensions UNIT max. 0.15 0.95 ...
Page 25
NXP Semiconductors 12. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 12.1 Introduction ...
Page 26
NXP Semiconductors 12.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including ...
Page 27
NXP Semiconductors Fig 28. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 13. Abbreviations Table 10. Acronym CDM ESD HBM 2 I C-bus I/O ...
Page 28
NXP Semiconductors 14. Revision history Table 11. Revision history Document ID Release date PCA9600_4 20091111 • Modifications: Table 5 “Limiting • Added Section 10.2 “Negative undershoot below absolute minimum PCA9600_3 20090903 PCA9600_2 20080813 PCA9600_1 20080602 PCA9600_4 Product data sheet Data ...
Page 29
NXP Semiconductors 15. Legal information 15.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 30
NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...