AD9148BPCZ AD [Analog Devices], AD9148BPCZ Datasheet - Page 5
AD9148BPCZ
Manufacturer Part Number
AD9148BPCZ
Description
Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
Manufacturer
AD [Analog Devices]
Datasheet
1.AD9148BPCZ.pdf
(73 pages)
- Current page: 5 of 73
- Download datasheet (852Kb)
Preliminary Technical Data
INPUT/OUTPUT SIGNAL SPECIFICATIONS
T
otherwise noted. LVDS driver and receiver are compliant to the IEEE-1596 reduced range link, unless otherwise noted.
Table 2.
Parameter
CMOS INPUT LOGIC LEVEL (SCLK, SDIO, CSB, RESET
CMOS OUTPUT LOGIC LEVEL (SDIO, SDO, IRQ
LVDS RECEIVER INPUTS (A[15:0]_x, B[15:0]_x, DCIA_x, DCIB_x, FRAMEA_x, FRAMEB_x)
DAC CLOCK INPUT (CLK_P, CLK_N)
REFERENCE CLOCK INPUT (REFCLK_P/SYNC_P AND REFCLK_N/SYNC_N)
SERIAL PERIPHERAL INTERFACE
Output V
Output V
Output V
Output V
MIN
Input V
Input V
Input V
Input V
Input Voltage Range, V
Input Differential Threshold, V
Input Differential Hysteresis, V
Receiver Differential Input Impedance, R
LVDS Input Rate, f
Differential Peak-to-Peak Voltage
Common-Mode Voltage (Self-Biasing, AC-Coupled)
Maximum Clock Rate
Differential Peak-to-Peak Voltage
Common-Mode Voltage (Self-Biasing, AC-Coupled)
Maximum Clock Rate
Minimum Clock Rate (PLL Enabled)
Maximum Clock Rate (SCLK)
Minimum Pulse Width High (t
Minimum Pulse Width Low (t
Set-Up Time, SDI to SCLK (t
Hold Time, SDI to SCLK (t
Data Valid, SDO to SCLK (t
Setup time, CSB to SCLK (t
Loop Divider = /2
Loop Divider = /4
Loop Divider = /8
Loop Divider = /16
to T
MAX
IN
IN
IN
IN
OUT
OUT
OUT
OUT
Logic High (IOVDD = 1.8 V)
Logic High (IOVDD = 3.3 V)
Logic Low (IOVDD = 1.8 V)
Logic Low (IOVDD = 3.3 V)
, AVDD33 = 3.3 V, IOVDD = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, I
Logic High (IOVDD = 1.8 V)
Logic High (IOVDD = 3.3 V)
Logic Low (IOVDD = 1.8 V)
Logic Low (IOVDD = 3.3 V)
INTERFACE
IA
or V
DH
(See Table 4)
DV
DCSB
DS
)
)
IB
)
PWL
PWH
)
IDTH
IDTHH
)
)
to V
IDTHL
IN
, PLL_LOCK, TDO)
E
, TMS, TDI, TCK)
E
Rev. PrA | Page 5 of 73
OUTFS
Min
1.2
2.0
1.4
2.4
825
−100
80
100
1000
100
500
40
1.9
0.2
23
= 20 mA, maximum sample rate, unless
Typ
20
500
1.25
500
1.25
1.4
Max
0.6
0.8
0.4
0.4
1575
+100
120
1200
2000
2000
125
62.5
31.25
15.625
12.5
12.5
AD9148
Unit
V
V
V
V
V
V
V
V
mV
mV
mV
Ω
MSPS
mV
V
MSPS
mV
V
MSPS
MSPS
MSPS
MSPS
MHz
ns
ns
ns
ns
ns
ns
MSPS
Related parts for AD9148BPCZ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DPG2 EVAL ADAPTER FOR XILINX BOARDS
Manufacturer:
Analog Devices Inc
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
RF Development Tools Sransceiver board for FMC evaluation kit
Manufacturer:
Analog Devices
Part Number:
Description:
Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
Analog Devices: Data Converters: DAC 8-Bit, 10 ns to 100 ns Converters Selection Table
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
Low-Power Analog Front End with DSP Microcomputer
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
Manufacturer:
AD [Analog Devices]
Datasheet: