MC68HC11F1MFN2 FREESCALE [Freescale Semiconductor, Inc], MC68HC11F1MFN2 Datasheet - Page 38

• Manufacturer Part Number: MC68HC11F1MFN2
• Description: Technical Summary 8-Bit Microcontroller
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

8 Chip-Selects
8.1 Chip-Select Operation
8.2 Chip-Select Registers
CSSTRH — Clock Stretching
IO1SA, IOS1B — I/O Chip-Select 1 Clock Stretch
IO2SA, IO2SB — I/O Chip-Select 2 Clock Stretch
GSTHA, GSTHB — General-Purpose Chip-Select Clock Stretch
PSTHA, PSSTHB — Program Chip-Select Clock Stretch
38
RESET:
Chip selects eliminate the need for additional external components to interface with peripherals in ex-
panded non-multiplexed modes. Chip-select registers control polarity, address block size, base ad-
dress, and clock stretching.
There are four programmable chip selects on the MC68HC11F1 and MC68HC11FC0: two for external
I/O (CSIO1 and CSIO2), one for external program space (CSPROG), and one general-purpose chip se-
lect (CSGEN).
CSPROG is active low and becomes active at address valid time. CSPROG is enabled by the PCSEN
bit of the chip-select control register (CSCTL). Its address block size is selected by the PSIZA and
PSIZB bits of CSCTL.
Use the I/O chip selects (CSIO1 and CSIO2) for external I/O devices. These chip-select addresses are
found in the memory map block that contains the status and control registers. CSIO1 is mapped from
$x060 to $x7FF, and CSIO2 is mapped from $x800 to $xFFF, where x represents the REG[3:0] bits of
the INIT register on the MC68HC11F1 or the REG[1:0] bits of the INIT register on the MC68HC11FC0.
Polarity and enable-disable selections are controlled by CSCTL register bits IO1EN, IO1PL, IO2EN, and
IO2PL. The IO1AV and IO2AV bits of the CSGSIZ register determine whether the chip selects are valid
during address or E-clock valid times.
The general-purpose chip select is the most flexible of the four chip selects. Polarity, valid assertion
time, and block size are determined by the GNPOL, GAVLD, GSIZA, GSIZB, and GSIZC bits of the
CSGSIZ register. The starting address is selected with the CSGADR register.
Each of the four chip selects has two associated bits in the chip-select clock stretch register (CSSTRH).
These bits allow clock stretching from zero to three cycles (full E-clock periods) to accommodate slow
device interfaces. Any of the chip selects can be programmed to cause a clock stretch to occur only
during access to addresses that fall within that particular chip select’s address range.
During the stretch period, the E-clock is held high and the bus remains in the state that it is normally in
at the end of E high time. Internally, the clocks continue to run, which maintains the integrity of the timers
and baud-rate generators.
Priority levels are assigned to prevent the four chip selects from conflicting with each other or with in-
ternal memory and registers. There are two sets of priorities controlled by the value of the general-pur-
pose chip-select priority bit (GCSPR) of the CSCTL register. Refer to Table 17.
Each pair of bits selects the number of clock cycles of stretch for the corresponding chip select.
IO1SA
Bit 7
0
IO1SB
6
0
Freescale Semiconductor, Inc.
For More Information On This Product,
IO2SA
5
0
Go to: www.freescale.com
IO2SB
4
0
GSTHA
3
0
GSTHB
2
0
PSTHA
1
0
MC68HC11F1/FC0
PSTHB
MC68HC11FTS/D
Bit 0
0
$x05C