PCM3793RHB BURR-BROWN [Burr-Brown Corporation], PCM3793RHB Datasheet
PCM3793RHB
Available stocks
Related parts for PCM3793RHB
PCM3793RHB Summary of contents
Page 1
Burr Brown Products from Texas Instruments 16-Bit, Low-Power Stereo Audio CODEC With Microphone Bias, Headphone, and Digital FEATURES Analog Front End: – Stereo Single-Ended Input With Multiplexer – Mono Differential Input – Stereo Programmable Gain Amplifier – Microphone Boost Amplifier ...
Page 2
... HPOL and HPOR SPOLP, SPOLN, SPORP and SPORN Submit Documentation Feedback www.ti.com ORDERING TRANSPORT MEDIA (1) NUMBER PCM3793RHBT Small tape and reel PCM3793RHBR Large tape and reel PCM3794RHBT Small tape and reel PCM3794RHBR Large tape and reel PCM3793/94 UNIT –0 ...
Page 3
... EIAJ, A-weighted EIAJ, A-weighted 0 dB EIAJ, A-weighted Submit Documentation Feedback PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 , and 16-bit data (unless S PCM3793RHB, PCM3794RHB MIN TYP MAX left-, right-justified, DSP 16 MSB first, 2s complement ...
Page 4
... EIAJ, A-weighted 0 dB EIAJ, A-weighted = 8 , volume = 200 Hz, 140 mVp-p 1 kHz, 140 mVp-p 20 kHz, 140 mVp EIAJ, A-Weighted Submit Documentation Feedback www.ti.com , and 16-bit data (unless S PCM3793RHB, PCM3794RHB UNIT MIN TYP MAX 2.828 Vp-p 1 Vrms 0.1% 0.03% 16 –40 – ...
Page 5
... Hz c –0.5 dB 240 Hz c –0.1 dB 240 Hz c Submit Documentation Feedback PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 , and 16-bit data (unless S PCM3793RHB, PCM3794RHB MIN TYP MAX 2.828 0.009 ...
Page 6
... TEST CONDITIONS BPZ input, all active, no load All inputs are held static BPZ input All inputs are held static Submit Documentation Feedback www.ti.com , and 16-bit data (unless S PCM3793RHB, PCM3794RHB UNIT MIN TYP MAX 1.71 3.3 3.6 1.71 3.3 3.6 VDC 2.4 3.3 3.6 2.4 3.3 3.6 24 ...
Page 7
... PIN ASSIGNMENTS AIN2L AIN1R AIN1L MODE MS/ADR MD/SDA MC/SCL LRCK AIN2L AIN1R AIN1L MODE MS/ADR MD/SDA MC/SCL LRCK SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 PCM3793RHB (TOP VIEW HPOR/LOR SPOLP 26 15 SPOLN 27 14 ...
Page 8
... PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 TERMINAL NAME PCM3793RHB AGND 19 AIN1L 27 AIN1R 26 AIN2L 25 AIN2R 24 AIN3L 23 AIN3R 22 BCK 1 DGND 6 DIN 2 DOUT 3 HDTI 8 HPCOM/MONO 9 HPOL/LOL 17 HPOR/LOR 16 LRCK 32 MC/SCL 31 MD/SDA 30 MICB 21 MODE 28 MS/ADR 29 PGND 13 SCKI 7 SPOLN 14 SPOLP 15 SPORN 10 SPORP ...
Page 9
FUNCTIONAL BLOCK DIAGRAM SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 MUX3 MUX4 MUX1 MUX2 Submit Documentation Feedback PCM3793 PCM3794 9 ...
Page 10
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 All specifications INTERPOLATION FILTER, STOP BAND 0 –20 –40 –60 –80 –100 –120 Frequency [ f ] Figure 1. ...
Page 11
TYPICAL PERFORMANCE CURVES (continued) All specifications unless otherwise noted. HIGH-PASS FILTER PASS-BAND CHARACTERISTICS ( kHz –5 –10 –15 ...
Page 12
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 TYPICAL PERFORMANCE CURVES (continued) All specifications otherwise noted. THREE-BAND TONE CONTROL (MIDRANGE –5 –10 –15 0 ...
Page 13
TYPICAL PERFORMANCE CURVES (continued) All specifications otherwise noted. THD+N/SNR vs POWER SUPPLY DAC TO SPEAKER OUTPUT kHz IN 0.8 0.6 THD+N 0.4 SNR 0.2 ...
Page 14
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 TYPICAL PERFORMANCE CURVES (continued) All specifications otherwise noted. OUTPUT POWER vs POWER SUPPLY (HEADPHONE, 16- ) 120 ...
Page 15
TYPICAL PERFORMANCE CURVES (continued) All specifications otherwise noted. THD+N vs OUTPUT POWER (SPEAKER VOLUME = 6 dB) 100 kHz IN 10 2.4 V 3.3 ...
Page 16
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 PCM3793/94 DESCRIPTION Analog Input The AIN1L, AIN1R, AIN2L, AIN2R, AIN3L, and AIN3R pins can be used as microphone or line inputs with selectable 0- or 20-dB boost and 1-Vrms input. ...
Page 17
Speaker Output (Class-D, PCM3793) The SPOLP, SPOLN and SPORP, SPORN pins are stereo or mono speaker differential outputs (BTL) with a maximum of 700 mWrms (V = 3.6 V, volume = 6 dB) into maximum battery ...
Page 18
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Short Protection The short-circuit protection on each headphone output prevents damage to the device while an output is shorted output is shorted to PGND, or any ...
Page 19
SCKI PARAMETERS System-clock pulse duration, high System-clock pulse duration, low Power-On Reset and System Reset The power-on-reset circuit outputs a reset signal, typically at V the voltage of other power supplies (V are removed from all analog and digital ...
Page 20
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Table 2. Recommended Power-On Sequence (continued) STEP REGISTER SETTINGS 17 4C03h Speaker amplifier shut down release 18 4A01h V COM 19 523Fh Analog front end (ADL, ADR, D2S, MCB, PG1, ...
Page 21
OPERATION MODE All Power Down All Active PLAYBACK WITH DIGITAL INPUT Line output and headphone output Headphone output with sound effect Capless headphone output Headphone output with line input (AIN2L/AIN2R) Headphone output with mono microphone input (AIN1L, 20 dB) ...
Page 22
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 LRCK t w(BCH) BCK t (BCY) DIN t (DS) DOUT 2 BCK pulse cycle time (I S, left- and right-justified formats) t (BCY) BCK pulse cycle time (DSP format) t ...
Page 23
SCKI LRCK (Output) t w(BCH) BCK (Output) t DIN DOUT t t SCKI pulse cycle time (SCY) t LRCK edge from SCKI rising edge (DL) t BCK edge from SCKI rising edge (DB) t BCK pulse cycle ...
Page 24
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 (a) Right-Justified Data Format; L-Channel = HIGH, R-Channel = LOW LRCK BCK (= 16-Bit Right-Justified DIN/DOUT 14 15 ...
Page 25
THREE-WIRE INTERFACE (SPI, MODE (PIN 28) = LOW) All write operations for the serial control port use 16-bit data words. format. The most significant bit must be 0. There are seven bits, labeled IDX[6:0], that set the register address ...
Page 26
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Three-Wire Interface (SPI) Timing Requirements Figure 31 shows a detailed timing diagram for the serial control interface. These timing parameters are critical for proper control port operation (MLS) ...
Page 27
Packet Protocol The master device must control packet protocol, which consists of start condition, slave address with read/write bit, data if write or acknowledgement if read, and stop condition. The PCM3793/94 supports only slave receiver and slave transmitter. SDA ...
Page 28
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Transmitter Data Type St Slave Address W M: Master Device S: Slave Device St: Start Condition Sr: Repeated Start Condition ACK: Acknowledge Sp: Stop Condition NACK: Not ...
Page 29
USER-PROGRAMMABLE MODE CONTROLS Register Map The mode control register map is shown in the IDX[6:0] bits. IDX[6:0] REGISTER (B14–B8) Register 64 40h Volume for HPA (L-ch) Register 65 41h Volume for HPA (R-ch) Register 66 42h Volume for SPA ...
Page 30
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Register Definitions B15 B14 B13 B12 Register 64 0 IDX6 IDX5 IDX4 Register 65 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 0000b (40h): Register 64 IDX[6:0]: 100 0001b (41h): Register 65 ...
Page 31
B15 B14 B13 B12 Register 66 0 IDX6 IDX5 IDX4 Register 67 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 0010b (42h): Register 66 IDX[6:0]: 100 0011b (43h): Register 67 SMUL: Digital Soft Mute Control for SPL (Speaker Output, L-Channel) SMUR: ...
Page 32
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 68 0 IDX6 IDX5 IDX4 Register 69 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 0100b (44h): Register 68 IDX[6:0]: 100 0101b (45h): Register 69 PMUL: Digital ...
Page 33
B15 B14 B13 B12 Register 70 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 0110b (46h): Register 70 DEM[1:0]: De-Emphasis Filter Selection Default value: 00 The digital de-emphasis filter is in front of the interpolation filter. One of three de-emphasis filters ...
Page 34
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 71 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 0111b (47h): Register 71 SPSE: Enable of Spectrum Spreading Default value: 0 The class-D speaker amplifier output can ...
Page 35
B15 B14 B13 B12 Register 73 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 1001b (49h): Register 73 PBIS: Power Up/Down Control for Bias Default value: 0 This bit is used to control power up/down for the analog bias circuit. PBIS ...
Page 36
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 74 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 1010b (4Ah): Register 74 CMS[2:0]: Output Selection for HPC (Headphone COM/Monaural Output) Default value: 000 HPCOM/MONO output can ...
Page 37
B15 B14 B13 B12 Register 75 0 IDX6 IDX5 IDX4 IDX[6:0]: 1001011b (4Bh): Register 75 HPDP: Headphone Insertion Detection Polarity HPDE: Enable for Headphone Insertion Detection Default value: 0 HPDE SDHC: Short Protection Disable ...
Page 38
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 76 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 1100b (4Ch): Register 76 RLSR: Reset Thermal Protection Circuit for SPR (R-Channel Speaker Amplifier) RLSL: Reset Thermal Protection ...
Page 39
B15 B14 B13 B12 Register 79 0 IDX6 IDX5 IDX4 Register 80 0 IDX6 IDX5 IDX4 IDX[6:0]: 100 1111b (4Fh): Register 79 IDX[6:0]: 101 0000b (50h): Register 80 ALV[5:0]: Gain Control for PG3 (R-Channel ADC Analog Input) ARV[5:0]: Gain ...
Page 40
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 81 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 0001b (51h): Register 81 HPF[1:0]: High-Pass Filter Selection Default value: 00 PCM3793/94 has digital high-pass filter to remove ...
Page 41
B15 B14 B13 B12 Register 82 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 0010b (52h): Register 82 PAIR: Power Up/Down for PG2 and PG6 (Gain Amplifier for R-Channel Analog Input) PAIL: Power Up/Down for PG1 and PG5 (Gain Amplifier for ...
Page 42
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 83 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 0011b (53h): Register 83 RALC: Automatic Level Control (ALC) Enable for Recording Default value: 0 Automatic level control ...
Page 43
RCP[1:0]: ALC Compression Level Control for Recording Default value: 00 These bits are used to set the compression level for the ALC. The characteristic is shown in RCP[1:0] ALC Compression Level Control for Recording 0 0 –2 dB (default) ...
Page 44
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 84 0 IDX6 IDX5 IDX4 Register 85 0 IDX6 IDX5 IDX4 Register 86 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 0100b (54h): Register 84 IDX[6:0]: 101 ...
Page 45
Table 11. System Clock Frequency for Common-Audio Clock SYSTEM CLOCK ADC SAMPLING RATE SCK (MHz) ADC f (kHz) S 6.144 8.192 12.288 18.432 5.6448 11.2896 (1) Other settings are reserved. DAC SAMPLING RATE DAC f (kHz (SCK/256) ...
Page 46
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Table 12. System Clock Frequency for Application-Specific Clock SYSTEM CLOCK ADC SAMPLING RATE SCK (MHz) ADC 19.2 46 DAC SAMPLING RATE (kHz) DAC f ...
Page 47
Table 12. System Clock Frequency for Application-Specific Clock (continued) SYSTEM CLOCK ADC SAMPLING RATE SCK (MHz) ADC f (kHz 19.68 39.36 DAC SAMPLING RATE DAC f (kHz) S 48.484 (SCK/792) 44.444 (SCK/864) 32.323 (SCK/1188) 24.242 ...
Page 48
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 MBST: BCK Output Configuration in Master Mode Default value: 0 This bit is used to control the BCK output configuration in master mode. In master mode, this bit sets the ...
Page 49
B15 B14 B13 B12 Register 87 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 0111b (57h): Register 87 AD2S: Differential Amplifier Selector (MUX3 and MUX4) Default value: 0 The PCM3793/94 has stereo single-input amplifiers (PG1, PG2) and a monaural differential-input amplifier ...
Page 50
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 88 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 1000b (58h): Register 88 MXR2: Mixing SW6 to MXR (R-Channel Mixing Amplifier) From L-Channel Analog Input Default value: ...
Page 51
B15 B14 B13 B12 Register 89 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 1001b (59h): Register 89 GMR[2:0]: Gain Level Control for PG6 (Gain Amplifier for Analog Input or R-Channel Bypass) GML[2:0]: Gain Level Control for PG5 (Gain Amplifier for ...
Page 52
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 90 0 IDX6 IDX5 IDX4 IDX[6:0]: 1011010b (5Ah): Register 90 CMT[1:0]: V Ramp Up/Down Time Control COM Default value: 00 These bits are used for ...
Page 53
B15 B14 B13 B12 Register 92 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 1100b (5Ch): Register 92 LPAE: Gain Adjustment for Bass Boost Gain Control Default value gain setting for bass boost may cause digital data may saturation, ...
Page 54
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 93 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 1101b (5Dh): Register 93 MGA[4:0]: Middle Boost Gain Control Default value: 00000 These bits are used to set ...
Page 55
B15 B14 B13 B12 Register 95 0 IDX6 IDX5 IDX4 IDX[6:0]: 101 1111b (5Fh): Register 95 SDAS: Source Select for Sound Effect (Tone Control, 3-D Sound, Notch Filter, Mono Mix) Default value: 0 The PCM3793/94 includes sound effect circuits ...
Page 56
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 96 0 IDX6 IDX5 IDX4 IDX[6:0]: 110 0000b (60h): Register 96 NEN2: Second-Stage Notch Filter Enable Default value: 0 PCM3793/94 has two notch filters with ...
Page 57
B15 B14 B13 B12 Register 97 0 IDX6 IDX5 IDX4 Register 98 0 IDX6 IDX5 IDX4 Register 99 0 IDX6 IDX5 IDX4 Register 100 0 IDX6 IDX5 IDX4 IDX[6:0]: 110 0001b (61h): Register 97 IDX[6:0]: 110 0010b (62h): Register ...
Page 58
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 B15 B14 B13 B12 Register 101 0 IDX6 IDX5 IDX4 Register 102 0 IDX6 IDX5 IDX4 Register 103 0 IDX6 IDX5 IDX4 Register 104 0 IDX6 IDX5 IDX4 IDX[6:0]: 110 ...
Page 59
CONNECTION DIAGRAM Low or High – (1) 10 ...
Page 60
PCM3793 PCM3794 SLES193A – AUGUST 2006 – REVISED SEPTEMBER 2006 Conventional M ode Jack HDTI HPOL + HPOR + PGND HPCOM Figure 41. Connection for Headphone Output and Insertion Detection HPOL + C L HPOR + C ...
Page 61
... PACKAGING INFORMATION (1) Orderable Device Status PCM3793RHB PREVIEW PCM3793RHBR ACTIVE PCM3793RHBRG4 ACTIVE PCM3793RHBT PREVIEW PCM3794RHB PREVIEW PCM3794RHBR ACTIVE PCM3794RHBRG4 ACTIVE PCM3794RHBT PREVIEW (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. ...
Page 62
...
Page 63
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the ...