SAF-C161K-LM3V INFINEON [Infineon Technologies AG], SAF-C161K-LM3V Datasheet - Page 59

no-image

SAF-C161K-LM3V

Manufacturer Part Number
SAF-C161K-LM3V
Description
16-Bit Single-Chip Microcontroller
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet
Demultiplexed Bus (Reduced Supply Voltage Range) (cont’d)
(Operating Conditions apply)
ALE cycle time = 4 TCL + 2
Parameter
Data valid to WR
Data hold after WR
ALE rising edge after
RD, WR
Address hold after WR
ALE falling edge to CS
CS low to Valid Data In
CS hold after RD, WR
ALE falling edge to
RdCS, WrCS (with RW-
delay)
ALE falling edge to
RdCS, WrCS (no RW-
delay)
RdCS to Valid Data In
(with RW-delay)
RdCS to Valid Data In
(no RW-delay)
RdCS, WrCS Low Time
(with RW-delay)
RdCS, WrCS Low Time
(no RW-delay)
Data valid to WrCS
Data hold after RdCS
Data Sheet
3)
2)
3)
3)
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
22
24
26
28
38
39
41
42
43
46
47
48
49
50
51
t
A
+
CC 24 +
CC 15 +
CC -12 +
CC 0 +
CC -8 -
CC 9 +
CC 19 +
CC -6 +
CC 38 +
CC 63 +
CC 28 +
SR –
SR –
SR –
SR 0
t
C
+
t
min.
F
Max. CPU Clock
(100 ns at 20 MHz CPU clock without waitstates)
t
t
t
F
F
t
A
= 20 MHz
t
t
t
t
t
t
A
C
F
A
C
C
C
t
55
F
max.
10 -
47 +
t
20 +
45 +
C
+ 2
t
t
t
A
t
C
C
A
1 / 2TCL = 1 to 20 MHz
min.
2TCL - 26
+
TCL - 10
+
-12 +
0 +
-8 -
TCL - 16
+
TCL - 6
+
-6
+
2TCL - 12
+
3TCL - 12
+
2TCL - 22
+
0
Variable CPU Clock
t
t
t
t
t
t
t
t
C
F
F
A
A
C
C
C
t
t
F
A
t
F
max.
10 -
3TCL - 28
+
2TCL - 30
+
3TCL - 30
+
t
t
t
C
C
C
t
+ 2
V2.0, 2001-01
A
t
A
C161O
C161K
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for SAF-C161K-LM3V