ISL6402 INTERSIL [Intersil Corporation], ISL6402 Datasheet
ISL6402
Available stocks
Related parts for ISL6402
ISL6402 Summary of contents
Page 1
... ISL6402IVZ-T (Note TSSOP Tape & Reel (Pb-free) ISL6402IVZ-TK (Note TSSOP Tape & Reel (Pb-free) NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
... Pinouts ISL6402 (TSSOP) TOP VIEW LGATE2 1 BOOT2 2 UGATE2 3 PHASE2 4 ISEN2 5 PGOOD 6 VCC_5V 7 SD2 8 SS2 9 OCSET2 10 FB2 11 SGND 12 VIN 13 SYNC 14 2 ISL6402 28 LGATE1 27 BOOT1 26 UGATE1 25 PHASE1 PHASE2 24 ISEN1 ISEN2 23 PGND 22 SD1 PGOOD 21 SS1 VCC_5V 20 SGND 19 OCSET1 18 FB1 17 SGND OCSET2 16 GATE3 15 FB3 ISL6402 (QFN) ...
Page 3
Block Diagram SGND VCC_5V SS1 LDO & POWER-ON SS1 SS2 RESET (POR) SS2 POR +5V BOOT1 HGDR UGATE1 HI GATE LOGIC PHASE1 PWM1 VCC_5V SHUTDOWN PWM LGDR LGATE1 LO PGND SD1 FB1 - REF - OCSET1 OC COMP - ISEN1 ...
Page 4
... VCC_5V SS1 SS2 BOOT1 BOOT2 27 2 Q1A UGATE1 UGATE2 26 3 PHASE2 PHASE1 ISEN1 ISEN2 24 5 Q1B ISL6402 LGATE1 LGATE2 28 1 (See Note) PGND FB2 23 11 FB1 SGND 18 12 SGND 17 22 GATE3 16 SD2 FB3 8 15 OCSET1 OCSET2 10 19 R10 ...
Page 5
... SYNC Frequency Range SYNC Input HIGH Level SYNC Input LOW Level SYNC Input Minimum Pulse Width SYNC Output HIGH Level 5 ISL6402 Thermal Information Thermal Resistance (Typical) 28 Lead TSSOP (Note Lead QFN (Note Maximum Junction Temperature (Plastic Package) . -55°C to 150°C Maximum Storage Temperature Range . . . . . . . . . . . -65° ...
Page 6
... PGOOD Upper Threshold, PWM 1 and 2 PGOOD Lower Threshold, PWM 1 and 2 PGOOD for Linear Controller ISEN and CURRENT LIMIT Full Scale Input Current (Note 10) Overcurrent Threshold (Note 10) OCSET (Current Limit) Voltage 6 ISL6402 = 5.6V to 24V, or VCC_5V = 5V ±10 25°C (Continued) A TEST CONDITIONS Internal Pull-up (3µA) VCC_5V = 4.5V VCC_5V = 4 ...
Page 7
... Guaranteed by design; not production tested. 9. Not production tested; guaranteed by characterization only. 10. Guaranteed by design. The full scale current of 32µA is recommended for optimum current sample and hold operation. See the Feedback Loop Compensation Section below. 7 ISL6402 = 5.6V to 24V, or VCC_5V = 5V ±10 25°C (Continued) A ...
Page 8
... Typical Performance Curves (Oscilloscope Plots Are Taken Using the ISL6402EVAL4A Evaluation Board, VIN = 12V, Unless Otherwise Noted) 3.4 3.39 3.38 3.37 3.36 3.35 3.34 3.33 3.32 3.31 3.3 0 0.5 1 1.5 2 2.5 LOAD CURRENT (A) FIGURE 1. PWM1 LOAD REGULATION 0.85 0.84 0.83 0.82 0.81 0.8 0.79 0.78 0.77 0.76 0.75 -40 - TEMPERATURE (°C) FIGURE 3. REFERENCE VOLTAGE VARIATION OVER TEMPERATURE V 20mV/DIV, AC COUPLED OUT1 I 0.5A/DIV, AC COUPLED L1 PHASE1 10V/DIV FIGURE 5 ...
Page 9
... Typical Performance Curves (Oscilloscope Plots Are Taken Using the ISL6402EVAL4A Evaluation Board, VIN = 12V, Unless Otherwise Noted) V 200mV/DIV OUT1 AC COUPLED I 1A/DIV OUT1 FIGURE 7. LOAD TRANSIENT RESPONSE VOUT1 (3.3V) VCC_5V 1V/DIV V 1V/DIV OUT1 FIGURE 9. PWM SOFT-START WAVEFORM 100 LOAD CURRENT (A) FIGURE 11 ...
Page 10
... Bypass the regulator’s output (Vcc_5V) with a 4.7µF capacitor to ground. The dropout voltage for this LDO is typically 600mV, so when Vcc_5V is greater then 5.6V, Vcc_5V is typically 5V. The ISL6402 also employs an undervoltage lockout circuit that disables both regulators when Vcc_5V falls below 4.4V. ...
Page 11
... R1 is the top resistor of the feedback divider network and R2 is the resistor connected from FBx to ground. Out-of-Phase Operation The two PWM controllers in the ISL6402 operate 180 of-phase to reduce input ripple current. This reduces the input capacitor ripple current requirements, reduces power supply-induced noise, and improves EMI ...
Page 12
... Input Voltage Range The ISL6402 is designed to operate from input supplies ranging from 4.5V to 24V. However, the input voltage range can be effectively limited by the available maximum duty cycle (D = 93%). MAX OUT d1 -------------------------------- – V min d2 d1 0.93 where, Vd1 = Sum of the parasitic voltage drops in the inductor discharge path, including the lower FET, inductor and PC board ...
Page 13
... A pull-down 13 ISL6402 resistor is required and must be sized to provide a low enough time constant to pass the SYNC pulse. Connect this pin to VCC_5V if not used. Figure 18 shows the SYNC pin ...
Page 14
... ESR zero placed within the 1.2kHz to 30kHz range gives some additional phase ‘boost’. Some phase boost can also be achieved by connecting capacitor C 14 ISL6402 upper resistor R1 of the divider that sets the output voltage value. Please refer to the output inductor and capacitor selection sections for further details. ...
Page 15
... Layout Guidelines Careful attention to layout requirements is necessary for successful implementation of a ISL6402 based DC-DC converter. The ISL6402 switches at a very high frequency and therefore the switching times are very short. At these switching frequencies, even the shortest trace has significant impedance. Also the peak gate drive current rises significantly in extremely short time ...
Page 16
... One of the parameters limiting the converter’s response to a load transient is the time required for the inductor current to slew to it’s new level. The ISL6402 will provide either 0% or 71% duty cycle in response to a load transient. The response time is the time interval required to slew the inductor current from an initial current value to the load current level ...
Page 17
... S IN For the ISL6402, use Inductor values between 1µH to 3.3µH. Input Capacitor Selection The important parameters for the bulk input capacitor(s) are the voltage rating and the RMS current rating. For reliable operation, select bulk input capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit ...
Page 18
... CORNER REF. OPTION 4X BOTTOM VIEW SECTION "C-C" TERMINAL TIP FOR ODD TERMINAL/SIDE FOR EVEN TERMINAL/SIDE 18 ISL6402 L28.5x5 28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHD-1 ISSUE SYMBOL 0. ...
Page 19
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 19 ISL6402 M28.173 28 LEAD THIN SHRINK SMALL OUTLINE PLASTIC M ...