AT89S8252-16JA ATMEL [ATMEL Corporation], AT89S8252-16JA Datasheet - Page 19

• Manufacturer Part Number: AT89S8252-16JA
• Description: 8-Bit Microcontroller with 8K Bytes Flash
• Manufacturer: ATMEL [ATMEL Corporation]

Figure 8. SPI transfer Format with CPHA = 0
Note:
Figure 9. SPI Transfer Format with CPHA = 1
Note:
Interrupts
0401F–MICRO–11/03
*Not defined but normally MSB of character just received
(FOR REFERENCE)
*Not defined but normally LSB of previously transmitted character.
(FROM MASTER)
SS (TO SLAVE)
(FROM SLAVE)
SCK (CPOL=0)
SCK (CPOL=1)
SCK CYCLE #
MOSI
MISO
The AT89S8252 has a total of six interrupt vectors: two external interrupts (INT0 and
INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These
interrupts are all shown in Figure 10.
Each of these interrupt sources can be individually enabled or disabled by setting or
clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA,
which disables all interrupts at once.
Note that Table 10 shows that bit position IE.6 is unimplemented. In the AT89C51, bit
position IE.5 is also unimplemented. User software should not write 1s to these bit posi-
tions, since they may be used in future AT89 products.
Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register
T2CON. Neither of these flags is cleared by hardware when the service routine is vec-
tored to. In fact, the service routine may have to determine whether it was TF2 or EXF2
that generated the interrupt, and that bit will have to be cleared in software.
The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the
timers overflow. The values are then polled by the circuitry in the next cycle. However,
the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer
overflows.
*
MSB
MSB
1
2
6
6
3
5
5
4
4
4
5
3
3
6
2
2
7
1
1
8
LSB
AT89S8252
LSB
19