MC44S803EP FREESCALE [Freescale Semiconductor, Inc], MC44S803EP Datasheet - Page 15

no-image

MC44S803EP

Manufacturer Part Number
MC44S803EP
Description
Low Power CMOS Broadband Tuner
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC44S803EP
Manufacturer:
FREESCULE
Quantity:
3 479
Company:
Part Number:
MC44S803EP
Quantity:
40
Company:
Part Number:
MC44S803EP
Quantity:
40
Company:
Part Number:
MC44S803EP
Quantity:
245
Table 16. Sine Wave Buffer Configuration
Freescale Semiconductor
Table 15. R3 Divide Ratio
reconfigured so that a second tuner can be driven from the
crystal of a first tuner. The block diagram in Figure 12 shows
where the switches are located. Programming a 1 to Buf I/O
RESET/SERIAL OUT REGISTER (CR-4)
part will be in reset when a logic “1” is written to the RS bit
location. The part will be in reset until a logic “0” is written
to the RS bit location. The serial data format is shown
below. This register or the power on reset (POR) circuitry
The Reference switches allow the Buffer In/Out pins to be
The Reset/Serial Out Register consists of a 2-bit latch. The
Condition
Divide Ratio
1
2
4
6
8
Crystal Input
Oscillator
Silicon Tuner IC
R8
SW1
R2
R7
0
1
1
1
1
MSB
SC
R2
0
R6 R5 R4 R3 R2
Figure 13. Reset/Serial Out Register Format
Crystal
SO
R1
Buffer
Figure 12. Reference Oscillator Buffer
0
R1
0
0
0
1
1
R0
RS
0
R0
0
0
1
0
1
A3
0
Reference
To PLLs
Dividers
Address Bits
A2
1
Table 16. Sine Wave Buffer Configuration (continued)
and Buf Scr routes the divided oscillator signal out the Buf
I/O pins. A 0 allows the crystal from another tuner to drive this
tuner. See the Reference Oscillator section for more
information on multi tuner configurations.
output will initiate reset. The Reset States of registers is
indicated where applicable.
MISO port. The part will disable the MISO port upon a reset.
This only affects SPI operation not I
always programmed to 0.
Normal Crystal Op
Pass Thru Crystal Freq
Divide by 2, 4, 6, 8, or 10
Reverse Path for Osc Source
Pass Ref Osc Directly to
Buffer Pins
1. Depends on Amplitude 0 = Low Gain, 1 = High Gain
A1
0
Writing a logic “1” to the SO bit location will activate the
LSB
A0
SW3
0
Reset State
Buffer
Wave
Sine
SW2
0
0
0
1
1
Note
Note
0
0
0
2
(1)
(1)
C operation. SC is
Buffer In/Out
1
0
0
1
1
0
0
0
1
0
MC44S803
0
0
1
0
0
0
1
0
0
0
15
0
0
1
0
0

Related parts for MC44S803EP