EL4340 INTERSIL [Intersil Corporation], EL4340 Datasheet
EL4340
Available stocks
Related parts for EL4340
EL4340 Summary of contents
Page 1
... The ENABLE pin, when pulled high, sets the EL4340 and EL4342 into standby power mode - consuming just 18mW. An added feature in the EL4340 is a latch enable function (LE) that allows independent logic control using a common logic bus. ...
Page 2
... IN1A 8 NIC IN1B 10 GND C 11 IN1C 12 LATCHED ON HIGH LE NIC = NO INTERNAL CONNECTION Functional Diagram EL4340 S0 EN0 IN0( DECODE IN1( EN1 AMPLIFIER BIAS LE HIZ ENABLE A logic high on LE will latch the last S0 state. ...
Page 3
... Input High Current (Logic Inputs Input Low Current (Logic Inputs GENERAL t 0.1% Settling Time S PSRR (EL4340) Power Supply Rejection Ratio PSRR (EL4342) Power Supply Rejection Ratio ISO Channel Isolation 3 EL4340, EL4342 = 25°C) Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C Operating Junction Temperature . . . . . . . . . . . . . . .-40° ...
Page 4
... Enable Switching Glitch EL4342 HIZ Switching Glitch t Channel Switching Time Low to High SW-L-H t Channel Switching Time High to Low SW-H-L tr, tf Rise & Fall Time tpd Propagation Delay t Latch Enable Hold time (EL4340 only) LH Typical Performance Curves 10 SOURCE 8 POWER=-20dBm 6 C =11.5pF L C =7.3pF 4 ...
Page 5
... INPUT X TO OUTPUT Y -20 CROSSTALK -30 -40 OFF ISOLATION -50 INPUT X TO OUTPUT X -60 -70 -80 -90 -100 0 FREQUENCY (MHz) FIGURE 7. EL4340 CROSSTALK AND OFF ISOLATION 5 EL4340, EL4342 ± 5V 500Ω to GND 25°C, unless otherwise specified. (Continued 100 C =4.7pF L ² ...
Page 6
... Typical Performance Curves 20 PSRR (V -10 -20 PSRR (V-) -30 -40 -50 -60 -70 -80 0 FREQUENCY (MHz) FIGURE 9. EL4340 PSRR CHANNELS S0, S1 50Ω TERM OUT 20ns/DIV FIGURE 11. CHANNEL TO CHANNEL SWITCHING GLITCH ENABLE 50Ω TERM OUT 0 20ns/DIV FIGURE 13. ENABLE SWITCHING GLITCH V ...
Page 7
... FIGURE 15. HIZ SWITCHING GLITCH 100 1K FREQUENCY (Hz) FIGURE 17. INPUT NOISE vs FREQUENCY (OUTPUT FIGURE 19. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE 7 EL4340, EL4342 ± 5V 500Ω to GND 25°C, unless otherwise specified. (Continued FIGURE 16. HIZ TRANSIENT RESPONSE V ...
Page 8
... GNDA CAPACITIVELY GNDB COUPLED ESD CLAMP GNDC V- CIRCUIT 4 8 EL4340, EL4342 EQUIVALENT CIRCUIT Circuit 1 Channel 1 input for output amplifier "A" Not Internally Connected recommended these pins be tied to ground to minimize crosstalk. Circuit 1 Channel 1 input for output amplifier "B" Circuit 1 Channel 1 input for output amplifier " ...
Page 9
... Application Information General The EL4340 and EL4342 triple 2:1 and 4:1 MUX amps are ideal as the matrix element of high performance switchers and routers. Key features include buffered high impedance analog inputs and excellent AC performance at output loads down to 150Ω ...
Page 10
... Do not use this state as a high impedance output when several MUX amps share the same output line. LE State The EL4340 is equipped with a Latch Enable pin. A logic high (>2V) on the LE pin latches the last logic state. This logic state is preserved when cycling HIZ or ENABLE functions. ...
Page 11
Pb1 Pb2 Pb3 G Pr1 Pr2 Pr3 75Ω 75Ω 75Ω 75Ω 75Ω 75Ω H SYNC 5V 0.1µF 0.1µF ISL84517IH-T 1nF 1nF 5 V SYNC 1 V+ COM 3 V- ...
Page 12
... QSOP Package Outline Drawing 12 EL4340, EL4342 ® FN7421.1 September 21, 2005 ...
Page 13
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 13 EL4340, EL4342 FN7421.1 September 21, 2005 ...