EL4083CS INTERSIL [Intersil Corporation], EL4083CS Datasheet
EL4083CS
Available stocks
Related parts for EL4083CS
EL4083CS Summary of contents
Page 1
... Ordering Information PART TEMP. NUMBER RANGE PACKAGE EL4083CN -40°C to +85°C 8-Pin PDIP EL4083CS -40°C to +85°C 8-Pin SO Pinout EL4083 8-PIN PDIP, SO TOP VIEW Manufactured under U.S. Patent No. 5,389,840 1 December 1995, Rev. B Features • ...
Page 2
Absolute Maximum Ratings ( Voltage between V + and Bias Current . . . . . . . . . . . . . . . . . . . . . ...
Page 3
Electrical Specifications T = 25° PARAMETER Distortion IXY Distortion IXY Distortion IXY Distortion IXY ...
Page 4
EL4083 Block Diagram AC Test Fixture Burn-In Circuit 4 EL4083 FIGURE 1. FIGURE 2. AC BANDWIDTH TEST FIXTURE FIGURE 3. BURN-IN CIRCUIT PDIP ...
Page 5
Typical Performance Curves 8-Pin Plastic DIP Maximum Power Dissipation vs Ambient Temperature FIGURE 4. FIGURE BANDWIDTH EL4083 8-Pin SO Maximum Power Dissipation vs Ambient Temperature FIGURE FIGURE ...
Page 6
Typical Performance Curves Input Offset Trim(s) × 1.6mA)/(16µA × FIGURE 10 (TYPICAL) ZIN Z 6 EL4083 (Continued) Output Offset Trim ) R Z FIGURE 9. OPTIONAL EXTERNAL TRIM NETWORKS × 1.6mA)/(30µA ...
Page 7
General Operating Information I Input (Bias, Divisor) and Power Supplies Z The I pin is a low impedance (< 20Ω) virtual ground current Z input. It can accept positive current from a resistor connected to a positive voltage source or ...
Page 8
I and I (Multiplier) Inputs and Offset Trimming X Y The I and I pins are low impedance ( ground current inputs that accept bipolar signals. The input × 2 while the full scale value referred clip value ...
Page 9
FIGURE 12. NULLED I AND I FREQUENCY XY XY RESPONSE (SIGNAL ON X CONTROLLED FIGURE 14. NULLED I AND I FREQUENCY XY XY RESPONSE (SIGNAL ON Y GAIN CONTROLLED BY X FIGURE 16. FULL LEVEL X ...
Page 10
Applications Basic Product Functions Figures 18 and 19 are the basic schematics for many of the applications of the EL4083. These can perform signal mixing, frequency doubling, modulation, demodulation, gain control/voltage-controlled amplification, multiplication and squaring. Figure 18 has resistively terminated ...
Page 11
(MAX) / (1.25 × (MAX) / (1.25 × *Optimized for Wide Bandwidth FIGURE 19. BASIC SCHEMATIC (SINGLE ...
Page 12
EL4083 Macromodel (Continued) *EL4083 Macromodel *Revision A, August 22, 1994 * *Connection: IZ(BIAS IX(in IY(in VEE * | | | | * | | | | * | | | | ...
Page 13
EL4083 Macromodel (Continued) FI21 VP+ VP- VFI21 500m FI22 0 N21 VFI22 1 FI23 N21 0 VFI23 1 FI24 N24 0 VFI24 2 FI25 N14 0 VFI25 2 FI26 N11 0 VFI26 1 FI27 0 N11 VFI27 1 FI28 VCC ...
Page 14
EL4083 Macromodel (Continued) VFI10 N43 N44 0.0 VFI11 N40 N41 0.0 VFI12 ZB4 ZB5 0.0 VFI13 ZB5 ZB6 0.0 VFI14 ZB3 ZB4 0.0 VFI15 ZB6 ZB7 0.0 VFI16 N44 ZB9 0.0 VFI17 N41 ZB8 0.0 VFI18 IYB IYC 0.0 VFI19 ...