LPC2144 NXP [NXP Semiconductors], LPC2144 Datasheet - Page 20
![no-image](/images/no-image-200.jpg)
LPC2144
Manufacturer Part Number
LPC2144
Description
Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, USB 2.0 full-speed device, 10-bit ADC and DAC
Manufacturer
NXP [NXP Semiconductors]
Datasheet
1.LPC2144.pdf
(39 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2144FBD64
Manufacturer:
NXP
Quantity:
1 082
Part Number:
LPC2144FBD64
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC2144FBD64,151
Manufacturer:
IR
Quantity:
12 000
Company:
Part Number:
LPC2144FBD64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC2141_42_44_46_48_3
Product data sheet
6.18.1 Features
6.18 Pulse width modulator
The PWM is based on the standard timer block and inherits all of its features, although
only the PWM function is pinned out on the LPC2141/42/44/46/48. The timer is designed
to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or
perform other actions when specified timer values occur, based on seven match registers.
The PWM function is also based on match register events.
The ability to separately control rising and falling edge locations allows the PWM to be
used for more applications. For instance, multi-phase motor control typically requires three
non-overlapping PWM outputs with individual control of all three pulse widths and
positions.
Two match registers can be used to provide a single edge controlled PWM output. One
match register (MR0) controls the PWM cycle rate, by resetting the count upon match.
The other match register controls the PWM edge position. Additional single edge
controlled PWM outputs require only one match register each, since the repetition rate is
the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a
rising edge at the beginning of each PWM cycle, when an MR0 match occurs.
Three match registers can be used to provide a PWM output with both edges controlled.
Again, the MR0 match register controls the PWM cycle rate. The other match registers
control the two PWM edge positions. Additional double edge controlled PWM outputs
require only two match registers each, since the repetition rate is the same for all PWM
outputs.
With double edge controlled PWM outputs, specific match registers control the rising and
falling edge of the output. This allows both positive going PWM pulses (when the rising
edge occurs prior to the falling edge), and negative going PWM pulses (when the falling
edge occurs prior to the rising edge).
•
•
•
•
•
•
Ultra-low power design to support battery powered systems
Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day
of Year
Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the
external crystal/oscillator input at XTAL1, programmable reference clock divider
allows fine adjustment of the RTC
Dedicated power supply pin can be connected to a battery or the main 3.3 V
Seven match registers allow up to six single edge controlled or three double edge
controlled PWM outputs, or a mix of both types
The match registers also allow:
– Continuous operation with optional interrupt generation on match
– Stop timer on match with optional interrupt generation
– Reset timer on match with optional interrupt generation
Rev. 03 — 19 October 2007
LPC2141/42/44/46/48
Single-chip 16-bit/32-bit microcontrollers
© NXP B.V. 2007. All rights reserved.
20 of 39