MC9S08SG32 FREESCALE [Freescale Semiconductor, Inc], MC9S08SG32 Datasheet - Page 99

no-image

MC9S08SG32

Manufacturer Part Number
MC9S08SG32
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
6.6.3.5
6.6.3.6
Freescale Semiconductor
PTCDS[7:0]
GNGP[7:1]
Reset:
Reset:
GNGEN
Field
Field
7:0
7:1
0
W
W
R
R
GNGPS7
PTCDS7
Output Drive Strength Selection for Port C Bits — Each of these control bits selects between low and high
output drive for the associated PTC pin. For port C pins that are configured as inputs, these bits have no effect.
0 Low output drive strength selected for port C bit n.
1 High output drive strength selected for port C bit n.
Ganged Output Pin Select Bits— These write-once control bits selects whether the associated pin (see
Table
be controlled by the data, drive strength and slew rate settings for PTCO.
0 Associated pin is not part of the ganged output drive.
1 Associated pin is part of the ganged output drive. Requires GNGEN = 1.
Ganged Output Drive Enable Bit— This write-once control bit selects whether the ganged output drive feature
is enabled.
0 Ganged output drive disabled.
1 Ganged output drive enabled. PTC0 forced to output regardless of the value of PTCDD0 in PTCDD.
Port C Drive Strength Selection Register (PTCDS)
0
Ganged Output Drive Control Register (GNGC)
0
7
7
6-1for pins available) is enabled for ganged output. When GNGEN = 1, all enabled ganged output pins will
Figure 6-23. Drive Strength Selection for Port C Register (PTCDS)
GNGPS6
PTCDS6
Figure 6-24. Ganged Output Drive Control Register (GNGC)
0
0
6
6
Table 6-22. PTCDS Register Field Descriptions
Table 6-23. GNGC Register Field Descriptions
GNGPS5
PTCDS5
0
0
5
5
MC9S08SG32 Data Sheet, Rev. 8
GNGPS4
PTCDS4
0
0
4
4
Description
Description
GNGPS3
PTCDS3
3
0
3
0
GNGPS2
PTCDS2
Chapter 6 Parallel Input/Output Control
0
0
2
2
GNGPS1
PTCDS1
0
0
1
1
PTCDS0
GNGEN
0
0
0
0
93

Related parts for MC9S08SG32