M30621MCM-F546GP MITSUBISHI [Mitsubishi Electric Semiconductor], M30621MCM-F546GP Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
M30621MCM-F546GP
Manufacturer Part Number
M30621MCM-F546GP
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
MITSUBISHI [Mitsubishi Electric Semiconductor]
Datasheet
1.M30621MCM-F546GP.pdf
(24 pages)
Description
About the M16C/62M (80-pin version) group (low voltage version)
The M16C/62M (80-pin version) group (low voltage version) is packaged in a 80-pin plastic mold pack-
age. The number of pins in comparison with the 100-pin package products is decreased. So be careful
about the following.
(a) The M16C/62M (80-pin version) group (low voltage version) supports single chip mode alone. It
(b) The input/output ports given below are absent from the M16C/62M (80-pin version) group (low
(c) INT3 to INT5 allocated to P1
(d) The output pins of timers A1 and A2 - TA1
(e) The UART2 input/output pins - CLK2 and CTS/RTS - allocated to P7
(f) The input pin TB1
(g) The input pin S
(h) The output pins for three-phase motor control allocated to P7
supports neither memory expansion mode nor microprocessor mode.
voltage version). To stabilize the internal state, set to output mode the direction register of each
input/output port. Failing in setting to output mode involves an increase in current consumption.
<Pins absent from the 80-pin version>
P1
disabled for interrupts. The INT4 interrupt control register and the INT5 interrupt control register
are shared with SI/O3 and SI/O4. When the user don’t use them as SI/O3 and SI/4, set them
disabled for interrupts.
cannot be used. In connection with this, the gate function and pulse outputting function of timers A1
and A2 cannot be used. Use timer mode and internal event count, or use as trigger signal genera-
tion in one-shot timer mode.
connection with this, UART2 solely as UART of the internal clock can be used.
only timer mode or the internal event count.
I/O3 as a serial I/O exclusive to transmission.
(ordinary mode) the mode select bit (bit 2) of three-phase PWM control register 0.
0
to P1
7
, P4
4
IN3
to P4
IN
of serial I/O3 allocated to P9
of timer B1 allocated to P9
7
, P7
2
to P7
5
to P1
5
, P9
7
1
cannot be used. Keep the INT3 interrupt control register
IN
______
, TA1
1
1
cannot be used. With timer B1 under this state, use
______
cannot be used. In connection with this, use serial
OUT
, TA2
IN
.
and TA2
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
2
to P7
M16C / 62M (80-pin version) Group
5
2
OUT
cannot be used. So set to 0
and P7
- allocated to P7
3
cannot be used. In
(Low voltage version)
Mitsubishi microcomputers
2
to P7
5
7