X4323 INTERSIL [Intersil Corporation], X4323 Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
X4323
Manufacturer Part Number
X4323
Description
CPU Supervisor with 32K EEPROM
Manufacturer
INTERSIL [Intersil Corporation]
Datasheet
1.X4323.pdf
(21 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
X4323S8-2.7
Manufacturer:
Intersil
Quantity:
850
Company:
Part Number:
X4323S8I
Manufacturer:
Intersil
Quantity:
1 550
Company:
Part Number:
X4323S8I-2.7
Manufacturer:
Intersil
Quantity:
284
CAPACITANCE (T
Notes: (4) This parameter is periodically sampled and not 100% tested.
EQUIVALENT A.C. LOAD CIRCUIT
A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)
Notes: (1) Typical values are for T
Symbol
Symbol
C
t
t
t
t
t
t
t
C
HD:DAT
SU:STO
SU:STA
HD:STA
SU:DAT
SU:WP
HD:WP
t
OUT
t
f
t
HIGH
LOW
t
BUF
t
IN
SCL
Cb
t
DH
t
AA
t
(2) Cb = total capacitance of one bus line in pF.
IN
R
F
(4)
(4)
RESET
SDA
or
SCL Clock Frequency
Pulse width Suppression Time at inputs
SCL LOW to SDA Data Out Valid
Time the bus free before start of new transmission
Clock LOW Time
Clock HIGH Time
Start Condition Setup Time
Start Condition Hold Time
Data In Setup Time
Data In Hold Time
Stop Condition Setup Time
Data Output Hold Time
SDA and SCL Rise Time
SDA and SCL Fall Time
WP Setup Time
WP Hold Time
Capacitive load for each bus line
Output Capacitance (SDA, RST/RST)
Input Capacitance (SCL, WP)
A
= 25°C, f = 1.0 MHz, V
5V
1533Ω
100pF
15
A
= 25°C and V
For V
and I
Parameter
OL
OL
= 0.4V
= 3 mA
CC
Parameter
= 5.0V
CC
= 5V)
X4323, X4325
A.C. TEST CONDITIONS
Input pulse levels
Input rise and fall times
Input and output timing levels
Output load
Max.
8
6
Units
20 +.1Cb
20 +.1Cb
pF
pF
Min.
100
0.1
1.3
1.3
0.6
0.6
0.6
0.6
0.6
50
50
0
0
0
0.1V
10ns
0.5V
Standard output load
Test Conditions
Max.
CC
CC
400
300
300
400
0.9
V
V
OUT
to 0.9V
IN
= 0V
= 0V
March 29, 2005
CC
Unit
kHz
pF
ns
µs
µs
µs
µs
µs
µs
ns
µs
µs
ns
ns
ns
µs
µs
FN8122.0