78Q2120-64CG ETC [List of Unclassifed Manufacturers], 78Q2120-64CG Datasheet - Page 6

• Manufacturer Part Number: 78Q2120-64CG
• Description: 10/100BASE-TX Ethernet Transceiver
• Manufacturer: ETC [List of Unclassifed Manufacturers]

PIN DESCRIPTION
LEGEND
MII (MEDIA INDEPENDENT INTERFACE)
PIN
TX_CLK
TX_EN
TXD[3:0]
TX_ER
CRS
COL
RX_CLK
RX_DV
RXD[3:0]
RX_ER
78Q2120
10/100BASE-TX
Ethernet Transceiver
TYPE
A
O
S
DESCRIPTION
Analog Pin
Digital Output
Supply
64-PIN
32-29
19-22
27
28
26
34
33
24
23
25
80-PIN
40-37
23-26
33
34
32
42
41
30
29
31
TYPE
OZ
OZ
OZ
OZ
OZ
OZ
OZ
I
I
I
DESCRIPTION
TRANSMIT CLOCK: TX_CLK is a continuous clock w hich provides a
timing reference for the TX_EN, TX_ER and TXD[3:0] signals from the
MAC.
2.5MHz in 10BASE-T mode. This pin is tri-stated in isolate mode.
TRANSMIT ENABLE: TX_EN is asserted by the MAC to indicate that
valid data for transmission is present on the TXD[3:0] pins.
TRANSMIT DATA:
transmission on a nibble basis. This data is captured on the rising
edge of TX_CLK when TX_EN is high.
TRANSMIT ERROR: TX_ER is asserted high to request that an error
code-group be transmitted when TX_EN is high. In PCS bypass mode
this pin becomes the higher-order bit of the transmit 5-bit code group.
CARRIER SENSE: When the 78Q2120 is not in repeater mode, CRS
is high whenever a non-idle condition exists on either the transmitter
or the receiver. In repeater mode, CRS is only active when a non-idle
condition exists on the receiver. This pin is tri-stated in isolate mode.
COLLISION:
detected on the media. In 10BASE-T mode COL is also used for the
SQE test function. This pin is tri-stated in isolate mode.
RECEIVE CLOCK: RX_CLK is a continuous clock which provides a
timing reference to the MAC for the RX_DV, RX_ER and RXD[3:0]
signals. The clock frequency is 25MHz in 100BASE-TX mode and
2.5MHz in 10BASE-T mode.
100BASE-TX mode, the 78Q2120 provides an optional mode enabled
through MR16.0 in which RX_CLK is held inactive (low) when no
receive data is detected. This pin is tri-stated in isolate mode.
RECEIVE DATA VALID: RX_DV is asserted high to indicate that valid
data is present on the RXD[3:0] pins.
transitions high with the first nibble of preamble and is pulled low
when the last data nibble has been received. In 10BASE-T mode it
transitions high when the start-of-frame delimiter (SFD) is detected.
This pin is tri-stated in isolate mode.
RECEIVE DATA: Received data is provided to the MAC via RXD[3:0].
These pins are tri-stated in isolate mode.
RECEIVE ERROR: RX_ER is asserted high when an error is detected
during frame reception. In PCS bypass mode this pin becomes the
higher-order bit of the receive 5-bit code group. This pin is tri-stated in
isolate mode.
The clock frequency is 25MHz in 100BASE-TX mode and
6
TYPE DESCRIPTION
COL is asserted high when a collision has been
I/O
OZ
I
Digital Input
Digital Bi-directional Pin
Tri-stateable digital output
TXD[3:0] receives data from the MAC for
To reduce power consumption, in
In 100BASE-TX mode, it