A290011 AMICC [AMIC Technology], A290011 Datasheet - Page 25

no-image

A290011

Manufacturer Part Number
A290011
Description
128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
Manufacturer
AMICC [AMIC Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A290011T-70
Manufacturer:
OMRON
Quantity:
4 000
Part Number:
A290011TL-70
Manufacturer:
AMIC
Quantity:
520
Part Number:
A290011TL-70
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A290011TL-70
Manufacturer:
AMIC
Quantity:
20 000
Company:
Part Number:
A290011TL-70
Quantity:
110
Part Number:
A290011TL-70F
Manufacturer:
AMIC
Quantity:
20 000
Company:
Part Number:
A290011TL-70F
Quantity:
23
Part Number:
A290011TL-70F/C
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290011TV-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290011UA-70UF
Manufacturer:
AMIC
Quantity:
195
Part Number:
A290011UA-70UF
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A290011UA-70UF
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290011UV-70
Manufacturer:
MRT
Quantity:
1 050
Part Number:
A290011UV-70F
Manufacturer:
AMIC
Quantity:
676
Part Number:
A290011UV-70U
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A290011UV-70U
Manufacturer:
AMIC
Quantity:
4 680
Notes:
1. Typical program and erase times assume the following conditions: 25 C, 5.0V VCC, 100,000 cycles. Additionally,
2. Under worst case conditions of 90 C, VCC = 4.5V (4.75V for -55), 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See
6. The device has a guaranteed minimum erase and program cycle endurance of 100,000 cycles.
Timing Waveforms for Alternate CE Controlled Write Operation
Erase and Programming Performance
PRELIMINARY
Sector Erase Time
Chip Erase Time
Byte Programming Time
Chip Programming Time (Note 3)
programming typically assumes checkerboard pattern.
program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only
then does the device set I/O
Table 4 for further information on command definitions.
Addresses
Data
Note :
1. PA = Program Address, PD = Program Data, SA = Sector Address, I/O
2. Figure indicates the last two bus cycles of the command sequence.
WE
OE
CE
Parameter
t
RH
(August, 2001, Version 0.3)
t
t
GHEL
WS
555 for program
2AA for erase
A0 for program
55 for erase
t
5
WC
= 1. See the section on I/O
t
t
CP
DS
Typ. (Note 1)
PA for program
SA for sector erase
555 for chip erase
t
t
t
DH
WH
CPH
3.6
t
35
AS
1
8
PD for program
30 for sector erase
10 for chip erase
Max. (Note 2)
5
t
AH
for further information.
25
t
BUSY
10.8
300
64
8
Data Polling
t
WHWH1 or 2
7
= Complement of Data Input, D
Unit
sec
sec
sec
s
A29001/A290011 Series
PA
AMIC Technology, Inc.
Excludes 00h programming
prior to erasure (Note 4)
Excludes system-level
overhead (Note 5)
I/O
7
Comments
OUT
D
OUT
= Array Data.

Related parts for A290011