GAL18V10-15LP LATTICE [Lattice Semiconductor], GAL18V10-15LP Datasheet - Page 5

• Manufacturer Part Number: GAL18V10-15LP
• Description: High Performance E2CMOS PLD Generic Array Logic
• Manufacturer: LATTICE [Lattice Semiconductor]

GAL18V10 Logic Diagram/JEDEC Fuse Map
1
2
3
4
5
6
7
8
0036
0360
0684
1008
1332
1728
2124
2448
2772
3096
0000
0324
0648
0972
1296
1692
2088
2412
2736
3060
3384
3420
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
0
4
Byte 7 Byte 6 Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0
M
S
B
3476, 3477 ...
S
B
L
8
Electronic Signature
12
DIP and PLCC Package Pinouts
16
20
5
... 3538, 3539
24
28
Specifications GAL18V10
32
10
10
8
8
8
8
8
8
8
8
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
SYNCHRONOUS PRESET
(TO ALL REGISTERS)
ASYNCHRONOUS RESET
(TO ALL REGISTERS)
3456
3458
3460
3462
3464
3466
3468
3470
3472
3474
3457
3459
3461
3463
3465
3467
3469
3471
3473
3475
SO
S0
S1
S0
S1
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
19
18
17
16
15
14
13
12
11
9