HN58X2402-SR HITACHI [Hitachi Semiconductor], HN58X2402-SR Datasheet
HN58X2402-SR
Related parts for HN58X2402-SR
HN58X2402-SR Summary of contents
Page 1
... HN58X2402-SR/HN58X2404-SR/ HN58X2408-SR/HN58X2416-SR/ HN58X2432-SR/HN58X2464-SR 2k EEPROM (256-word 4k EEPROM (512-word 8k EEPROM (1-kword 32k EEPROM (4-kword Description HN58X24xx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They also have a 32-byte page programming function to make their write operation faster ...
Page 2
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR 2 Note trademark of Philips Corporation. Ordering Information Type No. Internal organization Operating voltage Frequency Package HN58X2402FP-SR 2k bit (256 HN58X2404FP-SR 4k bit (512 HN58X2408FP-SR 8k bit (1024 HN58X2416FP-SR 16k bit (2048 HN58X2432FP-SR 32k bit (4096 HN58X2464FP-SR 64k bit (8192 HN58X2402T-SR 2k bit (256 HN58X2404T-SR ...
Page 3
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Pin Arrangement Pin Description Pin name Function Device address SCL Serial clock input SDA Serial data input/output WP Write protect V Power supply CC V Ground SS 8-pin TSSOP 8-pin SOP SCL SDA SS (Top view ...
Page 4
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Block Diagram A0, A1, A2 SCL SDA Absolute Maximum Ratings Parameter Supply voltage relative Input voltage relative Operating temperature range* Storage temperature range Notes: 1. Including electrical characteristics and data retention. 2. Vin (min): –3.0 V for pulse width 3 ...
Page 5
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR DC Operating Conditions Parameter Supply voltage Input high voltage Input low voltage Operating temperature Notes (min): –1.0 V for pulse width IL DC Characteristics (Ta = –20 to +85˚C, V Parameter Symbol Input leakage current I LI Output leakage current I LO Standby V current Read V current ...
Page 6
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR AC Characteristics (Ta = –20 to +85˚C, V Test Conditions Input pules levels 0 0 Input rise and fall time Input and output timing reference levels: 0.5 V Output load: TTL Gate + 100 pF Parameter Clock frequency Clock pulse width low Clock pulse width high ...
Page 7
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Timing Waveforms Bus Timing t F SCL t SU.STA t SDA (in) SDA (out) Write Cycle Timing SCL D0 in SDA Write data (Address (n)) 1/f SCL t t LOW HIGH t HD.DAT HD.STA Stop condition ACK (Internally controlled SU.DAT SU.STO t BUF Start condition t WC ...
Page 8
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Pin Function Serial Clock (SCL) The SCL pin is used to control serial input/output data timing. The SCL input is used to positive edge clock data into EEPROM device and negative edge clock data out of each device. Maximum clock rate is 400 kHz. Serial Input/Output data (SDA) The SDA pin is bidirectional for serial data transfer ...
Page 9
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Pin Connections for Pin connection Max connect Memory size number A2 2k bit bit bit 2 V 16k bit 1 32k bit 8 V 64k bit 8 V Notes: 1. “V /V ” means that device address pin should be connected Don’t care (Open is also approval.) ...
Page 10
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Functional Description Start Condition A high-to-low transition of the SDA with the SCL high is needed in order to start read, write operation. (See start condition and stop condition) Stop Condition A low-to-high transition of the SDA with the SCL high is a stop condition. The stand-by operation starts after a read sequence by a stop condition ...
Page 11
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Acknowledge Timing Waveform SCL SDA IN SDA OUT Device Addressing The EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or a write operation. The device address word consists of 4-bit device code, 3-bit device address code and 1-bit read/write(R/W) code. The most significant 4-bit of the device address word are used to distinguish device type and this EEPROM uses “ ...
Page 12
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Write Operations Byte Write: A write operation requires an 8-bit device address word with R/W = “0”. Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 2kbit to 16kbit EEPROMs receive 8-bit memory address word, on the other hand the 32kbit and 64kbit EEPROMs receive 2 sequence 8-bit memory address words. Upon receipt of this memory address, the EEPROM outputs acknowledgment " ...
Page 13
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Page Write: The EEPROM is capable of the page write operation which allows any number of bytes bytes to be written in a single write cycle. The page write is the same sequence as the byte write except for inputting the more write data. The page write is initiated by a start condition, device address word, memory address(n) and write data(Dn) with every ninth bit acknowledgment ...
Page 14
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Acknowledge Polling: Acknowledge polling feature is used to show if the EEPROM internally-timed write cycle or not. This features is initiated by the stop condition after inputting write data. This requires the 8-bit device address word following the start condition during a internally-timed write cycle. Acknowledge polling will operate R/W code = “ ...
Page 15
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Read Operation There are three read operations: current address read, random read, and sequential read. Read operations are initiated the same way as write operations with the exception of R/W = “1”. Current Address Read: The internal address counter maintains the last address accessed during the last read or write operation, with incremented by one. Current address read accesses the address kept by the internal address counter. After receiving a start condition and the device address word(R/W is “ ...
Page 16
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Random Read Operation Device Memory address address ( @@@ 16k Start R/W Dummy write Device 1st Memory address address (n) 32k to @@@ 64k Start R/W Notes: 1. Don‘t care bits for 32k and 64k. 2. Don‘t care bit for 32k. ...
Page 17
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Notes Data protection at V On/Off CC When V is turned on or off, noise on the SCL and SDA inputs generated by external circuits (CPU, etc) CC may act as a trigger and turn the EEPROM to unintentional program mode. To prevent this unintentional programming, this EEPROM have a power on reset function. Be careful of the notices described below in order for the power on reset function to operate correctly ...
Page 18
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Package Dimensions HN58X2402FP/HN58X2404FP/HN58X2408FP/HN58X2416FP/HN58X2432FP/HN58X2464FP-SR (FP-8DB) Preliminary 5.15 Max 8 1 1.27 +0.063 *0.42 –0.064 0.40 0.06 *Dimension including the plating thickness Base material dimension 18 4. 0.69 Max 0.60 0.10 0.25 M Hitachi Code JEDEC EIAJ Weight (reference value) 6.02 0.18 1.06 0 – 0.289 – 0.194 FP-8DB — — 0.08 g Unit: mm ...
Page 19
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Package Dimensions (cont.) HN58X2402T/HN58X2404T/HN58X2408T/HN58X2416T/HN58X2432T/HN58X2464T-SR (TTP-8D) Preliminary 3.00 3.20 Max 0.65 +0.08 *0.22 –0.07 0.20 0.06 0.675 Max *Dimension including the plating thickness Base material dimension 0.13 M +0.10 6.40 –0.20 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) Unit: mm 1.00 0 – 8 0.50 0.10 TTP-8D — — 0.034 g 19 ...
Page 20
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party’s rights, including intellectual property rights, in connection with use of the information contained in this document ...
Page 21
... HN58X2402/58X2404/58X2408/58X2416/58X2432/58X2464-SR Revision Record Rev. Date Contents of Modification 1.0 Dec. 11, 1998 Initial issue Drawn by Approved by 21 ...