A29L008ATV-70 AMICC [AMIC Technology], A29L008ATV-70 Datasheet - Page 2

• Manufacturer Part Number: A29L008ATV-70
• Description: 1M X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
• Manufacturer: AMICC [AMIC Technology]

Features
General Description
The A29L008A is an 8Mbit, 3.0 volt-only Flash memory
organized as 1,048,576 bytes. The data appear on I/O
The A29L008A is offered in 40-pin TSOP package. This
device is designed to be programmed in-system with the
standard system 3.0 volt VCC supply. Additional 12.0 volt
VPP is not required for in-system write or erase operations.
However, the A29L008A can also be programmed in
standard EPROM programmers.
The A29L008A has the first toggle bit, I/O
whether an Embedded Program or Erase is in progress, or it
is in the Erase Suspend. Besides the I/O
A29L008A has a second toggle bit, I/O
the addressed sector is being selected for erase. The
A29L008A also offers the ability to program in the Erase
Suspend mode. The standard A29L008A offers access times
of 70 and 90ns, allowing high-speed microprocessors to
operate without wait states. To eliminate bus contention the
device has separate chip enable (
and output enable (
The device requires only a single 3.0 volt power supply for
both read and write functions. Internally generated and
regulated voltages are provided for the program and erase
operations.
The A29L008A is entirely software command set compatible
with the JEDEC single-power-supply
(October, 2006, Version 1.0)
Extended operating temperature range: -40°C ~ +85°C for
-U series
Single power supply operation
- Full voltage range: 2.7 to 3.6 volt read and write
Access times:
- 70/90 (max.)
Current:
- 9 mA typical active read current
- 20 mA typical program/erase current
- 200 nA typical CMOS standby
- 200 nA Automatic Sleep Mode current
Flexible sector architecture
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX15 sectors
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
Unlock Bypass Program Command
Top or bottom boot block configurations available
Embedded Algorithms
- Reduces overall programming time when issuing
operations for battery-powered applications
A hardware method of protecting sectors to prevent any
inadvertent program or erase operations within that
sector. Temporary Sector Unprotect feature allows code
changes in previously locked sectors
multiple program command sequence
OE
) controls.
CE
), write enable ( WE )
2
, to indicate whether
6
Flash standard.
, which indicates
6
toggle bit, the
0
- I/O
7
.
1
Commands are written to the command register using
standard microprocessor write timings. Register contents
serve as input to an internal state-machine that controls the
erase and programming circuitry. Write cycles also internally
latch addresses and data needed for the programming and
erase operations. Reading data out of the device is similar to
reading from other Flash or EPROM devices.
The host system can detect whether a program or erase
operation is complete by observing the RY /
reading the I/O
After a program or erase cycle has been completed, the
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase
command sequence. This initiates the Embedded Erase
algorithm
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper erase margin. The Unlock Bypass mode
facilitates faster programming times by requiring only two
write cycles to program data instead of four.
- Embedded Program algorithm automatically writes and
- Embedded Erase algorithm will automatically erase the
Typical 100,000 program/erase cycles per sector
20-year data retention at 125°C
- Reliable operation for the life of the system
Compatible with JEDEC-standards
- Pinout and software compatible with single-power-supply
- Superior inadvertent write protection
- Provides a software method of detecting completion of
Ready /
- Provides a hardware method of detecting completion of
Erase Suspend/Erase Resume
- Suspends a sector erase operation to read data from, or
Hardware reset pin (
- Hardware method to reset the device to reading array
Package options
- 40-pin TSOP (I)
Data
entire chip or any combination of designated sectors and
verify the erased sectors
verifies data at specified addresses
Flash memory standard
program or erase operations
data
program or erase operations
program data to, a non-erasing sector, then resumes the
erase operation
Polling and toggle bits
1M X 8 Bit CMOS 3.0 Volt-only,
BUSY
-
an
7
Boot Sector Flash Memory
(
Data
pin (RY /
internal
RESET
Polling) and I/O
A29L008A Series
AMIC Technology, Corp.
BY
algorithm
)
)
6
(toggle) status bits.
that
BY
automatically
pin, or by