AT89C51SND1C-ROTIL ATMEL Corporation, AT89C51SND1C-ROTIL Datasheet
AT89C51SND1C-ROTIL
Related parts for AT89C51SND1C-ROTIL
AT89C51SND1C-ROTIL Summary of contents
Page 1
... Description The AT8xC51SND1C are fully integrated stand-alone hardwired MPEG I/II-Layer 3 decoders with a C51 microcontroller core handling data flow and MP3-player control. The AT89C51SND1C includes 64K Bytes of Flash memory and allows In-System Pro- gramming through an embedded 4K Bytes of Boot Flash Memory MHz) Single-Chip ...
Page 2
Typical Applications AT8xC51SND1C 2 The AT83C51SND1C includes 64K Bytes of ROM memory. The AT8xC51SND1C includes 2304 Bytes of RAM memory. The AT8xC51SND1C provides all necessary features for man machine interface like timers, keyboard port, serial or parallel interface (USB, TWI, ...
Page 3
... Pin Descriptions 4106F–8051–10/02 Figure 1. AT8xC51SND1C, 80-pin TQFP Package ALE 1 ISP 2 P1.0/KIN0 3 P1.1/KIN1 4 P1.2/KIN2 5 P1.3/KIN3 6 P1.4 7 P1.5 8 AT89C51SND1C-RO (Flash) P1.6/SCL 9 AT83C51SND1C-RO (ROM) P1.7/SDA FILT 13 PVSS 14 VSS TST UVSS 20 AT8xC51SND1C 60 P4.5 59 P4.4 58 P2.2/A10 57 P2.3/A11 56 P2.4/A12 55 P2 ...
Page 4
... Pin Descriptions AT8xC51SND1C 4 Figure 2. AT8xC51SND1C 84-pin PLCC Package ALE 12 ISP 13 P1.0/KIN0 14 P1.1/KIN1 15 P1.2/KIN2 16 P1.3/KIN3 17 P1.4 18 P1.5 19 P1.6/SCL 20 P1.7/SDA 21 V AT89C51SND1C-SR (Flash FILT 24 PAVSS 25 VSS TST UVSS 32 Note: 1. Only samples for development board. All AT8xC51SND1C signals are detailed by functionality in Table 1 through Table 14. ...
Page 5
Table 1. Ports Signal Description (Continued) Signal Name Type Description Port 2 P2.7:0 I 8-bit bi-directional I/O port with internal pull-ups. Port 3 P3.7:0 I 8-bit bi-directional I/O port with internal pull-ups. Port ...
Page 6
AT8xC51SND1C 6 Table 3. Timer 0 and Timer 1 Signal Description (Continued) Signal Name Type Description Timer 0 External Clock Input T0 I When Timer 0 operates as a counter, a falling edge on the T0 pin increments the count. ...
Page 7
Table 7. UART Signal Description Signal Name Type Description Receive Serial Data RXD I/O RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3. Transmit Serial Data TXD ...
Page 8
AT8xC51SND1C 8 Table 11. Keypad Interface Signal Description Signal Name Type Description Keypad Input Lines KIN3:0 I Holding one of these pins high or low for 24 oscillator periods triggers a keypad interrupt. Table 12. External Access Signal Description Signal ...
Page 9
Table 14. Power Signal Description Signal Name Type Description Digital Supply Voltage V PWR DD Connect these pins to +3V supply voltage. Circuit Ground VSS GND Connect these pins to ground. Analog Supply Voltage V A PWR DD Connect ...
Page 10
Internal Pin Structure Table 15. Detailed Internal Pin Structure Watchdog Output 2 osc periods Latch Output Notes: 1. For information on resistors value, input/output levels, and drive capability, refer to the Section “DC Characteristics”, page 24. 2. When the TWI ...
Page 11
Block Diagram Figure 3. AT8xC51SND1C Block Diagram V INT0 INT1 VSS Interrupt Handler Unit RAM 2304 Bytes C51 (X2 CORE) MP3 Decoder Clock and PLL Unit ISP FILT X1 X2 RST Note: 1 Alternate function of Port ...
Page 12
Application Information Figure 4. AT8xC51SND1C Typical Application with On-board Atmel DataFlash and TWI LCD P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P1.3/KIN3 P0.0 P0.1 P0.2 P0 FILT PVSS Figure 5. AT8xC51SND1C Typical Application with On-board Atmel DataFlash and LCD LCD P1.0/KIN0 P1.1/KIN1 ...
Page 13
Figure 6. AT8xC51SND1C Typical Application with On-board SSFDC Flash P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P1.3/KIN3 P0.0 P0.1 P0.2 P0 FILT PVSS Figure 7. AT8xC51SND1C Typical Application with IDE CD-ROM Drive P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P0.0 P0.1 P0.2 P0 FILT ...
Page 14
... Thanks to the internal charge pump, the high voltage needed for pro- gramming or erasing Flash cells is generated on-chip using the standard V Thus, the AT89C51SND1C can be programmed using only one voltage and allows in application software programming commonly known as IAP. Hardware programming mode is also available using specific programming tools ...
Page 15
Special Function Registers Table 16. C51 Core SFRs Mnemonic Add Name ACC E0h Accumulator B F0h B Register Program Status PSW D0h Word SP 81h Stack Pointer Data Pointer Low DPL 82h byte Data Pointer High DPH 83h byte Table ...
Page 16
Table 19. Interrupt SFRs Mnemonic Add Name Interrupt Enable IEN0 A8h Control 0 Interrupt Enable IEN1 B1h Control 1 Interrupt Priority IPH0 B7h Control High 0 Interrupt Priority IPL0 B8h Control Low 0 Interrupt Priority IPH1 B3h Control High 1 ...
Page 17
Table 22. Timer SFRs (Continued) Mnemonic Add Name Timer/Counter 1 TH1 8Dh High Byte WatchDog Timer WDTRST A6h Reset WatchDog Timer WDTPRG A7h Program Table 23. MP3 Decoder SFRs Mnemonic Add Name MP3CON AAh MP3 Control MP3STA C8h MP3 Status ...
Page 18
Table 25. USB Controller SFRs Mnemonic Add Name USBCON BCh USB Global Control USBADDR C6h USB Address USBINT BDh USB Global Interrupt USB Global Interrupt USBIEN BEh Enable USB Endpoint UEPNUM C7h Number USB Endpoint X UEPCONX D4h Control USB ...
Page 19
Table 27. IDE Interface SFR Mnemonic Add Name High Order Data DAT16H F9h Byte Table 28. Serial I/O Port SFRs Mnemonic Add Name SCON 98h Serial Control SBUF 99h Serial Data Buffer SADEN B9h Slave Address Mask SADDR A9h Slave ...
Page 20
Table 32. A/D Controller SFRs Mnemonic Add Name ADCON F3h ADC Control ADCLK F2h ADC Clock Divider ADDL F4h ADC Data Low Byte ADDH F5h ADC Data High Byte AT8xC51SND1C – ADIDL ADEN ADEOC – – ...
Page 21
... SFR registers with least significant nibble address equal are bit-addressable. 2. NVERS reset value depends on the silicon version. 3. FCON register is only available in AT89C51SND1C product. 4. FCON reset value is 00h in case of reset with hardware condition. 5. CKCON reset value depends on the X2B bit (programmed or unprogrammed) in the Hardware Byte. ...
Page 22
Peripherals Clock Generator System Ports Timers/Counters Watchdog Timer MP3 Decoder Audio Output Interface AT8xC51SND1C 22 The AT8xC51SND1C internal clocks are extracted from an on-chip PLL fed by an on- chip oscillator. Four clocks are generated respectively for the C51 core, ...
Page 23
Universal Serial Bus Interface MultiMedia Card Interface IDE/ATAPI Interface Serial I/O Interface Serial Peripheral Interface TWI Controller A/D Controller Keyboard Interface 4106F–8051–10/02 The AT8xC51SND1C implement a full-speed USB Interface. It can be used for the fol- lowing purposes: • Download ...
Page 24
Electrical Characteristics Absolute Maximum Rating Storage Temperature ......................................... -65 to +150°C Voltage on any other Pin ...................................... I per I/O Pin ................................................................. Power Dissipation ............................................................. 1 W Ambient Temperature Under Bias........................ -40 to +85°C ...
Page 25
Table 34. Digital DC Characteristics V Symbol Parameter Input Leakage Current (P0, ALE, MCMD, I MDAT, MCLK, SCLK, DCLK, DSEL, LI DOUT) Logic1 to 0 Transition Current I TL (P1, P2, P3, P4 and P5) R Pull-down Resistor RST C ...
Page 26
I I and I Test Conditions DD AT8xC51SND1C 26 Figure 9. I Test Condition, Active Mode (NC) Clock Signal VSS Figure 10. I Test Condition, Idle Mode DL RST VSS (NC) X2 Clock Signal X1 ...
Page 27
A-to-D Converter Table 35. A-to-D Converter DC Characteristics V Symbol Parameter V A Analog Supply Voltage DD AI Analog Operating Supply Current DD AI Analog Standby Current PD AV Analog Input Voltage IN Reference Voltage AV A REF REFN A ...
Page 28
Phase Lock Loop Schematic Parameters In-System Programming Schematic Parameters AT8xC51SND1C 28 Figure 13. PLL Filter Connection PFILT Table 37. PLL Filter Characteristics V = 2 -40° to +85° Symbol Parameter R Filter Resistor ...
Page 29
AC Characteristics External 8-bit Bus Cycles Definition of Symbols Timings 4106F–8051–10/02 Table 39. External 8-bit Bus Cycles Timing Symbol Definitions Signals A Address D Data In L ALE Q Data Out Test conditions: capacitive load on ...
Page 30
Waveforms AT8xC51SND1C 30 Table 41. External 8-bit Bus Cycle – Data Write AC Timings V = 2.7 to 3.3V -40° to +85° Symbol Parameter T Clock Period CLCL T ALE Pulse Width 2·T LHLL T Address ...
Page 31
External IDE 16-bit Bus Cycles Definition of Symbols Timings 4106F–8051–10/02 Figure 16. External 8-bit Bus Cycle – Data Write Waveforms ALE T LHLL WR T AVLL P0 A7:0 P2 Table 42. External IDE 16-bit Bus Cycles Timing Symbol Definitions Signals ...
Page 32
AT8xC51SND1C 32 Table 43. External IDE 16-bit Bus Cycle – Data Read AC Timings V = 2.7 to 3.3V -40° to +85° Symbol Parameter T Clock Period CLCL T ALE Pulse Width LHLL T Address Valid ...
Page 33
Waveforms SPI Interface Definition of Symbols 4106F–8051–10/02 Figure 17. External IDE 16-bit Bus Cycle – Data Read Waveforms ALE T LHLL RD T AVLL P0 A7:0 T AVRL P2 A15:8 Note: D15:8 is written in DAT16H SFR. Figure 18. External ...
Page 34
Timings AT8xC51SND1C 34 Table 46. SPI Interface Master AC Timing V = 2.7 to 3.3V -40° to +85° Symbol Parameter T Clock Period CHCH T Clock High Time CHCX T Clock Low Time CLCX T , ...
Page 35
Waveforms Figure 19. SPI Slave Waveforms (SSCPHA = 0) (1) SS (input) SCK (SSCPOL = 0) (input) SCK (SSCPOL = 1) (input) MISO (output) MOSI (input) Note: 1. Not Defined but generally the MSB of the character, which has just ...
Page 36
Figure 21. SPI Master Waveforms (SSCPHA = 0) (1) SS1 (input) SCK (SSCPOL = 0) (input) SCK (SSCPOL = 1) (input) MISO (output) MOSI (input) Note: handled by software using general purpose port pin. SS Figure 22. SPI Master Waveforms ...
Page 37
Two-wire Interface Timings Waveforms Figure 23. TWI Waveforms START or Repeated START Condition SDA (INPUT/OUTPUT SCL (INPUT/OUTPUT) T ;STA HD 4106F–8051–10/02 Table 47. TWI Interface AC Timing zV = 2.7 to 3.3V -40° to +85°C DD ...
Page 38
MMC Interface Definition of Symbols Timings Waveforms AT8xC51SND1C 38 Table 48. MMC Interface Timing Symbol Definitions Signals C Clock D Data In O Data Out Table 49. MMC Interface AC Timings = 0 to 70°C, CL ≤ 100 pF (10 ...
Page 39
Audio Interface Definition of Symbols Timings Waveforms 4106F–8051–10/02 Table 50. Audio Interface Timing Symbol Definitions Signals C Clock O Data Out S Data Select Table 51. Audio Interface AC Timings = 0 to 70°C, CL ≤ 30pF V = 2.7 ...
Page 40
Analog to Digital Converter Definition of Symbols Characteristics Waveforms Figure 26. Analog-to-Digital Converter Internal Waveforms CLK ADEN Bit T EHSH ADSST Bit AT8xC51SND1C 40 Table 52. Analog to Digital Converter Timing Symbol Definitions Signals C Clock E Enable (ADEN bit) ...
Page 41
Figure 27. Analog to Digital Converter Characteristics Code Out 1023 1022 1021 1020 1019 1018 Offset Error Flash Memory Definition of Symbols Timings 4106F–8051–10/02 Ideal Transfer curve Center of ...
Page 42
Waveforms External Clock Drive and Logic Level References Definition of Symbols Timings Waveforms AT8xC51SND1C 42 Figure 28. Flash Memory – ISP Waveforms RST ISP1 Note: must be driven through a pull-down resistor (see Section “In-System Programming”, ISP page 28). Figure ...
Page 43
Figure 31. AC Testing Input/Output Waveforms - 0.5 DD 0.45 V Notes: 1. During AC testing, all inputs are driven at 2. Timing measurements are made on all outputs at V Figure 32. Float Waveforms V LOAD Note: For timing ...
Page 44
... Ordering Information Table 58. Ordering Information Part Number Memory Size AT89C51SND1C-ROTIL 64K Flash (1) AT83SND1Axxx -ROTIL 64K ROM Notes: 1. Refers to ROM code. 2. PLCC84 package only available for development board. AT8xC51SND1C 44 Temperature Supply Voltage Range Max Frequency 3V Industrial 3V Industrial (2) Package Packing 40 MHz TQFP80 40 MHz TQFP80 4106F– ...
Page 45
Package Information TQFP80 4106F–8051–10/02 AT8xC51SND1C 45 ...
Page 46
PLCC84 AT8xC51SND1C 46 4106F–8051–10/02 ...
Page 47
... Atmel Corporation 2002. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein ...