ADUC814ARU-REEL Analog Devices, ADUC814ARU-REEL Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADUC814ARU-REEL
Manufacturer Part Number
ADUC814ARU-REEL
Description
MicroConverter/ Small Package 12-Bit ADC with Embedded Flash MCU
Manufacturer
Analog Devices
Datasheet
1.ADUC814ARU-REEL.pdf
(72 pages)
ADC CIRCUIT INFORMATION
GENERAL OVERVIEW
The ADC block incorporates a 4.05 msec, 6-channel, 12-bit
resolution, single-supply ADC. This block provides the user
with a multichannel multiplexer, track-and-hold amplifier, on-
chip reference, offset calibration features and ADC. All compo-
nents in this block are easily configured via a 3-register SFR
interface.
The ADC consists of a conventional successive-approximation
converter based around a capacitor DAC. The converter accepts
an analog input range of 0 V to V
brated 2.5 V reference is provided on-chip. An external reference
may also be used via the external V
ence can be in the range 1.0 V to AV
Single or continuous conversion modes can be initiated in
software. In hardware, a convert signal can be applied to an
external pin (CONVST), or alternatively Timer 2 can be config-
ured to generate a repetitive trigger for ADC conversions.
The ADuC814 has a high speed ADC to SPI interface data
capture logic implemented on-chip. Once configured, this logic
transfers the ADC data to the SPI interface without the need for
CPU intervention.
The ADC has six external input channels. Two of the ADC
channels are multiplexed with the DAC outputs, ADC4 with
DAC0, and ADC5 with DAC1. When the DAC outputs are in
use, any ADC conversion on these channels represents the DAC
output voltage. Due care must be taken to ensure that no
external signal is trying to drive these ADC/DAC channels
while the DAC outputs are enabled.
In addition to the six external channels of the ADC, five internal
signals are also routed through the front end multiplexer. These
signals include a temperature monitor, DAC0, DAC1, V
AGND. The temperature monitor is a voltage output from an
on-chip band gap reference, which is proportional to absolute
temperature. These internal channels can be selected similarly
to the external channels via CS3–CS0 bits in the ADCCON2 SFR.
The ADuC814 is shipped with factory programmed offset and
gain calibration coefficients that are automatically downloaded
to the ADC on a power-on or RESET event, ensuring optimum
ADC performance. The ADC core contains automatic endpoint
self-calibration and system calibration options that allow the
user to overwrite the factory programmed coefficients if desired
and tailor the ADC transfer function to the system in which it is
being used.
REF
REF
. A precision, factory cali-
DD
pin. This external refer-
.
REF
, and
Rev. A | Page 21 of 72
ADC TRANSFER FUNCTION
The analog input range for the ADC is 0 V to V
range, the designed code transitions occur midway between
successive integer LSB values, i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs . . .
FS –3/2 LSBs. The output coding is straight binary with 1 LSB =
FS/4096 or 2.5 V/4096 = 0.61 mV when V
input/output transfer characteristic for the 0 V to V
shown in Figure 23.
ADC Data Output Format
Once configured via the ADCCON1–3 SFRs, the ADC converts
the analog input and provides an ADC 12-bit result word in the
ADCDATAH/L SFRs. The ADCDATAL SFR contains the
bottom 8 bits of the 12-bit result. The bottom nibble of the
ADCDATAH SFR contains the top 4 bits of the result, while the
top nibble contains the channel ID of the ADC channel which
has been converted on. This ID corresponds to the channel
selection bits CD3–CD0 in the ADCCON2 SFR. The format of
the ADC 12-bit result word is shown in Figure 24.
TOP 4 BITS
CH–ID
111...101
000...010
OUTPUT
111...111
111...110
111...100
000...011
000...001
000...000
CODE
0V 1LSB
Figure 23. ADuC814 ADC Transfer Function
1LSB =
Figure 24. ADC Result Format
4096
FS
VOLTAGE INPUT
LOW 8 BITS OF THE
ADC RESULT WORD
HIGH 4 BITS OF
ADC RESULT WORD
REF
= 2.5 V. The ideal
ADCDATAH SFR
ADCDATAL SFR
+FS
REF
. For this
ADuC814
REF
range is