HIP4080 Intersil Corporation, HIP4080 Datasheet - Page 13

no-image

HIP4080

Manufacturer Part Number
HIP4080
Description
80V/2.5A Peak/ High Frequency Full Bridge FET Driver
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HIP4080
Quantity:
5 510
Part Number:
HIP4080
Manufacturer:
IDT
Quantity:
5 510
Part Number:
HIP4080AIB
Manufacturer:
NS
Quantity:
1
Part Number:
HIP4080AIB
Manufacturer:
HARRIS
Quantity:
5
Part Number:
HIP4080AIBZ
Manufacturer:
Intersil
Quantity:
970
Part Number:
HIP4080AIBZ
Manufacturer:
HAR
Quantity:
20 000
Part Number:
HIP4080AIP
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
HIP4080AIPZ
Manufacturer:
INTERSIL
Quantity:
20 000
HIP4080 Power-up Application Information
The HIP4080 H-Bridge Driver IC requires external circuitry
to assure reliable start-up conditions of the upper drivers. If
not addressed in the application, the H-Bridge power MOS-
FETs may be exposed to shoot-through current, possibly
leading to MOSFET failure. Following the instructions below
will result in reliable start-up.
The HIP4080 does not have an input protocol like the
HIP4081 that keeps both lower power MOSFETs off other
than through the DIS pin. IN+ and IN- are inputs to a com-
parator that control the bridge in such a way that only one of
the lower power devices is on at a time, assuming DIS is low.
However, keeping both lower MOSFETs off can be accom-
NOTES:
2. Between t1 and t2 the IN+ and IN- inputs must cause the OUT pin to go through one complete cycle (transition order is not important). If
3. Another product, HIP4080A, incorporates undervoltage circuitry which eliminates the need for the above power up circuitry.
the ENABLE pin is low after the under-voltage circuit is satisfied, the ENABLE pin will initiate the 10ms time delay during which the IN+
and IN- pins must cycle at least once.
8.2V
56K
V
DD
56K
2N3906
100K
LDEL
V
DIS
V
DD
DD
FIGURE 33. TIMING DIAGRAM FOR FIGURE 32
ENABLE
t1
=10ms
8.3V TO 9.1V (ASSUMING 5% ZENER TOLERANCE)
t2
HIP4080
FIGURE 32.
0.1 F
12V, FINAL VALUE
100K
13
plished by controlling the lower turn-on delay pin, LDEL,
while the chip is enabled, as shown in Figure 32. Pulling
LDEL to V
through the input comparator and will keep the lower MOS-
FETs off. With the lower MOSFETs off and the chip enabled,
i.e. DIS = low, IN+ or IN- can be switched through a full
cycle, properly setting the upper driver outputs. Once this is
accomplished, LDEL is released to its normal operating
point. It is critical that IN+/IN- switch a full cycle while LDEL
is held high, to avoid shoot-through. This start-up procedure
can be initiated by the supply voltage and/or the chip enable
command by the circuit in Figure 32.
V
DD
DD
5.1V
will indefinitely delay the lower turn-on delays
RDEL
RDEL
10
1 BHB
2
3
4
5
6
7
8
9
HEN
DIS
V
OUT
IN+
IN-
HDEL
LDEL
AHB
SS
BHO
AHO
BHS
BLO
ALO
AHS
BLS
V
V
ALS
DD
CC
20
19
18
17
16
15
14
13
12
11

Related parts for HIP4080