T89C51CC01 Atmel, T89C51CC01 Datasheet
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
T89C51CC01
Manufacturer Part Number
T89C51CC01
Description
Enhanced 8-Bit Microcontroller
Manufacturer
Atmel
Datasheet
1.T89C51CC01.pdf
(170 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
1.
80C51 Core Architecture
256 Bytes of On-chip RAM
1K Bytes of On-chip XRAM
32K Bytes of On-chip Flash Memory
Boot Code Section with Independent Lock Bits
2K Bytes of On-chip Flash for Bootloader
In-System Programming by On-Chip Boot Program (CAN, UART) and IAP Capability
2K Bytes of On-chip EEPROM
Erase/Write Cycle: 100K
14-sources 4-level Interrupts
Three 16-bit Timers/Counters
Full Duplex UART Compatible 80C51
Maximum Crystal Frequency 40 MHz, in X2 Mode, 20 MHz (CPU Core, 20 MHz)
Five Ports: 32 + 2 Digital I/O Lines
Five-channel 16-bit PCA with:
Double Data Pointer
21-bit Watchdog Timer (7 Programmable Bits)
A 10-bit Resolution Analog to Digital Converter (ADC) with 8 Multiplexed Inputs
Full CAN Controller:
On-chip Emulation Logic (Enhanced Hook System)
Power Saving Modes:
– Data Retention: 10 Years at 85°C
– PWM (8-bit)
– High-speed Output
– Timer and Edge Capture
– Fully Compliant with CAN Rev2.0A and 2.0B
– Optimized Structure for Communication Management (Via SFR)
– 15 Independent Message Objects:
– Supports:
– 1-Mbit/s Maximum Transfer Rate at 8 MHz
– Readable Error Counters
– Programmable Link to On-chip Timer for Time Stamping and Network
– Independent Baud Rate Prescaler
– Data, Remote, Error and Overload Frame Handling
– Idle Mode
– Power-down Mode
Erase/Write Cycle: 100K
Synchronization
Each Message Object Programmable on Transmission or Reception
Individual Tag and Mask Filters up to 29-bit Identifier/Channel
8-byte Cyclic Data Register (FIFO)/Message Object
16-bit Status and Control Register/Message Object
16-bit Time-Stamping Register/Message Object
CAN Specification 2.0 Part A or 2.0 Part B Programmable for Each Message
Object
Access to Message Object Control and Data Registers Via SFR
Programmable Reception Buffer Length Up To 15 Message Objects
Priority Management of Reception of Hits on Several Message Objects at the
Same Time (Basic CAN Feature)
Priority Management for Transmission
Message Object Overrun Interrupt
Time Triggered Communication
Autobaud and Listening Mode
Programmable Automatic Reply Mode
At BRP = 1 sampling point will be fixed.
(1)
Crystal Frequency in X2 Mode
Enhanced 8-bit
Microcontroller
with CAN
Controller and
Flash Memory
T89C51CC01
Rev. 4129K–CAN–01/05
1