P80C592 Philips Semiconductors, P80C592 Datasheet - Page 52

no-image

P80C592

Manufacturer Part Number
P80C592
Description
8-bit microcontroller with on-chip CAN
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C592EFA
Manufacturer:
a
Quantity:
4
Part Number:
P80C592FFA
Manufacturer:
PANASONIC
Quantity:
1 200
Part Number:
P80C592FFA
Quantity:
1 235
Part Number:
P80C592FFA
Manufacturer:
NXP
Quantity:
1 240
Part Number:
P80C592FFA
Manufacturer:
RCA
Quantity:
8
Part Number:
P80C592FFA
Manufacturer:
PHI
Quantity:
20 000
Part Number:
P80C592FFA/00
Manufacturer:
SYSTECH
Quantity:
40
Part Number:
P80C592FFA/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P80C592FFA/00,512
Manufacturer:
ON
Quantity:
300
Part Number:
P80C592FFA/00,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C592FFA/00,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
13.5.19.2 Time Segment 1 (TSEG1)
This segment determines the location of the sampling
point within a bit period, which is at the end of TSEG1.
TSEG1 is programmable from 1 to 16 system clock cycles
(see Section 13.5.10).
The correct location of the sample point is essential for the
correct functioning of a transmission. The following points
must be taken into consideration:
1996 Jun 27
handbook, full pagewidth
A Start-Of-Frame (see Section 13.6.2) causes all
CAN-controllers to perform a ‘hard synchronization’
(see Section 13.5.20) on the first recessive-to-dominant
edge.
During arbitration, however, several CAN-controllers
may simultaneously transmit. Therefore it may require
twice the sum of bus-line, input comparator and the
output driver delay times until the bus is stable.
This is the propagation delay time.
8-bit microcontroller with on-chip CAN
(a) As defined by the CAN-protocol.
(b) As implemented in the P8xC592's on-chip CAN-controller.
transmit point
1 clock cycle (t
SYNC.SEG
t SYNCSEG
SCL
)
PROP.SEG
Fig.18 Bit period.
t TSEG1
nominal bit time
t (one bit period)
52
PHASE SEG1
(a)
(b)
To avoid sampling at an incorrect position, it is
necessary to include an additional synchronization
buffer on both sides of the sample point.
The main reasons for incorrect sampling are:
– Incorrect synchronization due to spikes on the
– Slight variations in the oscillator frequency of each
Time Segment 1 consists of the segment for
compensation of propagation delays and the
synchronization buffer segment directly before the
sample point (see Fig.18).
bus-line
CAN-controller in the network, which results in a
phase error.
sample point
sample point
PHASE SEG2
t TSEG2
MGA163
Product specification
P8xC592

Related parts for P80C592