M30622 Mitsubishi, M30622 Datasheet - Page 72

no-image

M30622

Manufacturer Part Number
M30622
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
Mitsubishi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622-109GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622ECFP
Manufacturer:
INFINEON
Quantity:
607
Part Number:
M30622ECFP
Manufacturer:
ST
0
Part Number:
M30622EECFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PA04GP
Manufacturer:
MIT
Quantity:
105
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622F8PFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M30622F8PFP#D5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFP#U5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30622F8PFPD5
Manufacturer:
RENESAS
Quantity:
893
Part Number:
M30622F8PFPU3C
Manufacturer:
RENESAS
Quantity:
5 002
Part Number:
M30622F8PFPU5U
Manufacturer:
STM
Quantity:
4 667
Part Number:
M30622F8PGP
Manufacturer:
MIT
Quantity:
20 000
DMAC
DMAC
Figure 1.16.1. Block diagram of DMAC
This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to
memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a
higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this
account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-
bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.16.1 shows the block diagram
of the DMAC. Table 1.16.1 shows the DMAC specifications. Figures 1.16.2 to 1.16.4 show the registers
used by the DMAC.
Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer
request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the
interrupt priority level. The DMA transfer doesn't affect any interrupts either.
If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request
signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA
transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the
number of transfers. For details, see the description of the DMA request bit.
DMA0 transfer counter TCR0 (16)
DMA0 transfer counter reload register TCR0 (16)
DMA1 transfer counter reload register TCR1 (16)
DMA1 transfer counter TCR1 (16)
(addresses 0029
(addresses 0039
Data bus high-order bits
Data bus low-order bits
16
16
, 0028
, 0038
16
16
)
)
Address bus
72
DMA0 destination pointer DAR0 (20)
DMA0 forward address pointer (20) (Note)
DMA1 source pointer SAR1 (20)
DMA1 destination pointer DAR1 (20)
DMA0 source pointer SAR0(20)
DMA1 forward address pointer (20) (Note)
DMA latch high-order bits
Note: Pointer is incremented by a DMA request.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(addresses 0022
(addresses 0032
DMA latch low-order bits
(addresses 0026
(addresses 0036
Mitsubishi microcomputers
16
16
to 0020
to 0030
M16C / 62T Group
16
16
16
16
to 0024
to 0034
)
)
16
16
)
)

Related parts for M30622