M306V2 Mitsubishi, M306V2 Datasheet - Page 43

no-image

M306V2

Manufacturer Part Number
M306V2
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
Manufacturer
Mitsubishi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306V2EEFP
Manufacturer:
SHARP
Quantity:
102
Part Number:
M306V2EEFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M306V2ME-179FP
Manufacturer:
RENESAS
Quantity:
66
Part Number:
M306V2ME-202FP
Manufacturer:
MITSUBISHI
Quantity:
198
Part Number:
M306V2ME-207
Manufacturer:
OREN
Quantity:
92
Part Number:
M306V2ME-207
Manufacturer:
MIT
Quantity:
1 000
Part Number:
M306V2ME-207
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M306V2ME-207FP
Manufacturer:
RENESAS
Quantity:
380
Company:
Part Number:
M306V2ME-212FP
Quantity:
2 830
Rev. 1.0
Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1
2.5.7 Status Transition of BCLK
Invalid
Invalid
Invalid
CM17
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for
BCLK. Table 2.5.4 shows the operating modes corresponding to the settings of system clock control
registers 0 and 1.
After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division
select bit 0 (bit 6 at address 0006
clock .
Note: When switching the count source for BCLK between X
(1) Division by 2 mode
(2) Division by 4 mode
(3) Division by 8 mode
(4) Division by 16 mode
(5) No-division mode
(6) Low-speed mode
(7) Low power dissipation mode
0
1
1
0
The main clock is divided by 2 to obtain the BCLK.
The main clock is divided by 4 to obtain the BCLK.
The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have
stabilized before transferring from this mode to another mode.
The main clock is divided by 16 to obtain the BCLK.
The main clock is used as the BCLK.
fC is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized
before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after
the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized
immediately after powering up and after stop mode is cancelled.
f
C
is the BCLK and the main clock is stopped.
the switched count source is sufficiently stable. Shift after taking the oscillation stabilizing time by
software.
Invalid
Invalid
Invalid
CM16
1
0
1
0
CM07
0
0
0
0
0
1
1
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
16
) is set to “1”. The following shows the operational modes of internal
Invalid
Invalid
CM06
0
0
1
0
0
CM05
0
0
0
0
0
0
1
Invalid
Invalid
Invalid
Invalid
Invalid
CM04
IN
1
1
and X
and ON-SCREEN DISPLAY CONTROLLER
CIN
MITSUBISHI MICROCOMPUTERS
Division by 2 mode
Division by 4 mode
Division by 8 mode
Division by 16 mode
No-division mode
Low-speed mode
Low power dissipation mode
, it needs that the oscillation of
M306V2ME-XXXFP
Operating mode of BCLK
M306V2EEFP
43

Related parts for M306V2