HA4P2425-5 Intersil Corporation, HA4P2425-5 Datasheet - Page 5

• Manufacturer Part Number: HA4P2425-5
• Description: 3.2s Sample and Hold Amplifiers
• Manufacturer: Intersil Corporation

Application Information
Offset Adjustment
The offset voltage of the HA-2420 and HA-2425 may be
adjusted using a 100k
recommended adjustment procedure is:
Apply 0V to the sample-and-hold input, and a square wave
to the S/H control.
Adjust the trim pot for 0V output in the hold mode.
Gain Adjustment
The linear variation in pedestal voltage with sample-and- hold
input voltage causes a -0.06% gain error (C
some applications (D/A deglitcher, A/D converter) the gain
error can be adjusted elsewhere in the system, while in other
applications it must be adjusted at the sample-and-hold. The
two circuits shown below demonstrate how to adjust gain error
at the sample-and-hold.
The recommended procedure for adjusting gain error is:
--------------------------------------------------------------------------- -
1. Perform offset adjustment.
2. Apply the nominal input voltage that should produce a
3. Adjust the trim pot for +10V output in the hold mode.
4. Apply the nominal input voltage that should produce a
5. Measure the output hold voltage (V
V 10
INPUT
–
+10V output.
-10V output.
the trim pot for an output hold voltage of
S/H CONTROL INPUT
NOMINAL
-10
R
FIGURE 5. HOLD STEP vs INPUT VOLTAGE
I
FIGURE 6. INVERTING CONFIGURATION
2
HOLD STEP VOLTAGE (mV)
-5
+
-IN
+IN
-10V
+10
-10
-15
-20
-25
-30
-35
-5
0
5
trim pot, as shown in Figure 8. The
R
F
CONTROL
S/H
+5
DC INPUT VOLTAGE (V)
NOTE: GAIN
-10NOMINAL
0.002R
OUT
+10
H
F
C
C
C
C
H
H
H
H
= 1000pF). In
= 0.1 F
= 10,000pF
= 1000pF
= 100pF
HA-2420, HA-2425
). Adjust
OUTPUT
–
---------- -
R I
R F
5-5
Figure 8 shows a typical unity gain circuit, with Offset Zero-
ing. All of the other normal op amp feedback configurations
may be used with the HA-2420/2425. The input amplifier
may be used as a gated amplifier by utilizing Pin 11 as the
output. This amplifier has excellent drive capabilities along
with exceptionally low switch leakage.
The method used to reduce leakage paths on the PC board
and the device package is shown in Figure 9. This guard ring
is recommended to minimize the drift during hold mode.
The hold capacitor should have extremely high insulation
resistance and low dielectric absorption. Polystyrene (below
85
For more applications, consult Intersil Application Note
AN517, or the factory applications group.
INPUT
o
CONTROL
C), Teflon, or Parlene types are recommended.
FIGURE 8. BASIC SAMPLE-AND-HOLD (TOP VIEW)
FIGURE 9. GUARD RING LAYOUT (BOTTOM VIEW)
OUT
FIGURE 7. NON-INVERTING CONFIGURATION
CAPACITOR
R
0.002R
I
IN
100k
OFFSET TRIM ( 25mV RANGE)
HOLD
+IN
-IN
C
I
+
-
R
H
GND
F
V+
CONTROL
S/H
CONTROL
S/H CONTROL
INPUT
V-
+
-
V+
OUT
NOTE: GAIN ~ 1
OUTPUT
-IN
+IN
V-
+
OUT
R F
------- -
R I