ISPLSI1016E Lattice Semiconductor, ISPLSI1016E Datasheet
ISPLSI1016E
Available stocks
Related parts for ISPLSI1016E
ISPLSI1016E Summary of contents
Page 1
... Tools, Timing Simulator and ispANALYZER™ — PC and UNIX Platforms Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 1016E Functional Block Diagram Generic Logic Blocks (GLBs) I I/O 1 I I I I/O 9 I/O ...
Page 3
Absolute Maximum Ratings Supply Voltage V ................................ -0.5 to +7.0V CC Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150 C Case Temp. with Power Applied .............. -55 ...
Page 4
... Typical values are and Maximum I varies widely with specific device configuration and operating frequency. Refer to the Power Consumption CC section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum Specifications ispLSI 1016E Figure 2 ...
Page 5
External Timing Parameters 4 TEST 2 PARAMETER # COND Data Prop. Delay, 4PT Bypass, ORP Bypass pd1 Data Prop. Delay, Worst Case Path pd2 Clk. Frequency with Int. Feedback max f ...
Page 6
Internal Timing Parameters 2 PARAMETER # Inputs t 22 I/O Register Bypass iobp t 23 I/O Latch Delay iolat t 24 I/O Register Setup Time before Clock iosu t 25 I/O Register Hold Time after Clock ioh t 26 I/O ...
Page 7
Internal Timing Parameters 2 PARAMETER # Outputs t 49 Output Buffer Delay Output Slew Limited Delay Adder I/O Cell OE to Output Enabled oen t 52 I/O Cell OE to Output Disabled odis t ...
Page 8
Timing Model I/O Cell Ded. In #28 I/O Reg Bypass I/O Pin #22 (Input) Input Loading Register Q D RST #29, 31, 32 #59 # Reset Distribution Y1,2 Y0 GOE Derivations of ...
Page 9
Maximum GRP Delay vs GLB Loads Power Consumption Power consumption in the ispLSI 1016E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3. Typical Device Power ...
Page 10
Pin Description PLCC NAME PIN NUMBERS I I/O 3 15, 16, 17, 18, 13, I I/O 7 19, 20, 21, 22, I I/O 11 25, 26, 27, 28, 19, 23, I I/O ...
Page 11
Pin Configurations ispLSI 1016E 44-Pin PLCC Pinout Diagram I/O 28 I/O 29 I/O 30 I/O 31 ispEN 1 SDI/ Pins have dual function capability. 2. Pins have dual function capability which is software selectable. ispLSI 1016E 44-Pin TQFP ...
Page 12
Part Number Description Device Family Device Number Speed 125 = 125 MHz f max 100 = 100 MHz f max MHz f max ispLSI 1016E Ordering Information FAMILY fmax (MHz) tpd (ns) 125 125 100 ispLSI 100 ...