AS7C33128PFD32B-133TQCN ALSC [Alliance Semiconductor Corporation], AS7C33128PFD32B-133TQCN Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
AS7C33128PFD32B-133TQCN
Manufacturer Part Number
AS7C33128PFD32B-133TQCN
Description
3.3V 128K X 32/36 pipeline burst synchronous SRAM
Manufacturer
ALSC [Alliance Semiconductor Corporation]
Datasheet
1.AS7C33128PFD32B-133TQCN.pdf
(19 pages)
Timing waveform of read/write cycle (ADSP Controlled; ADSC High)
Note: Ý = XOR when LBO = high/no connect; Ý = ADD when LBO = low.
1/31/05; v.1.1
CE0, CE2
Address
ADSP
GWE
Dout
ADV
CLK
Din
CE1
OE
t
ADSPS
DSEL
A1
Q(A1)
Read
t
ADSPH
t
LZC
t
CD
Suspend
Q(A1)
Read
t
AS
Alliance Semiconductor
t
CH
Q(A1)
A2
t
ADVS
Q(A2)
t
Read
AH
t
WS
t
DS
t
HZOE
D(A2)
t
t
t
CYC
CL
DH
Suspend
t
t
D(A 2 )
Write
WH
ADVH
A3
®
Q(A3)
Read
t
LZOE
Q(A 3Ý01 )
t
Burst
Read
ADV
OE
Q(A3)
Q(A 3Ý10 )
Read
Burst
ADV
Q(A3Ý01)
AS7C33128PFD32B
AS7C33128PFD36B
t
OH
Q(A 3Ý11 )
Burst
Read
ADV
Q(A3Ý10)
P. 13 of 19
Q(A3Ý11)