74ACTQ573SC Fairchild Semiconductor, 74ACTQ573SC Datasheet

no-image

74ACTQ573SC

Manufacturer Part Number
74ACTQ573SC
Description
IC LATCH OCTAL 3STATE 20SOIC
Manufacturer
Fairchild Semiconductor
Series
74ACTQr
Datasheets

Specifications of 74ACTQ573SC

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
4.5 V ~ 5.5 V
Independent Circuits
1
Delay Time - Propagation
6.5ns
Current - Output High, Low
24mA, 24mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Dc
99+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
©1990 Fairchild Semiconductor Corporation
74ACQ573, 74ACTQ573 Rev. 1.5
74ACQ573, 74ACTQ573
Quiet Series™ Octal Latch with 3-STATE Outputs
Features
I
I
I
I
I
I
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Connection Diagram
FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.
74ACQ573SC
74ACQ573SJ
74ACQ573MTC
74ACTQ573SC
74ACTQ573SJ
74ACTQ573QSC
74ACTQ573MTC
Order Number
I
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Guaranteed pin-to-pin skew AC performance
Improved latch-up immunity
Inputs and outputs on opposite sides of package allow
easy interface with microprocessors
Outputs source/sink 24mA
CC
and I
OZ
reduced by 50%
Package
Number
MQA20
MTC20
MTC20
M20B
M20D
M20B
M20D
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
General Description
The ACQ/ACTQ573 is a high-speed octal latch with buff-
ered common Latch Enable (LE) and buffered common
Output Enable (OE) inputs. The ACQ/ACTQ573 is func-
tionally identical to the ACQ/ACTQ373 but with inputs
and outputs on opposite sides of the package. The ACQ/
ACTQ utilizes Fairchild's Quiet Series™ technology to
guarantee quiet output switching and improved dynamic
threshold performance. FACT Quiet Series™ features
GTO™ output control and undershoot corrector in addi-
tion to a split ground bus for superior performance.
Pin Descriptions
D
LE
OE
O
0
Pin Names
0
Package Description
–D
–O
7
7
Data Inputs
Latch Enable Input
3-STATE Output Enable Input
3-STATE Latch Outputs
Description
www.fairchildsemi.com
April 2007
tm

Related parts for 74ACTQ573SC

74ACTQ573SC Summary of contents

Page 1

... Ordering Information Package Order Number Number 74ACQ573SC M20B 74ACQ573SJ M20D 74ACQ573MTC MTC20 74ACTQ573SC M20B 74ACTQ573SJ M20D 74ACTQ573QSC MQA20 74ACTQ573MTC MTC20 Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. Connection Diagram FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation. ...

Page 2

... IEEE/IEC Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Functional Description The ACQ/ACTQ573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D inputs enters the latches ...

Page 3

... O T Operating Temperature A ∆V / ∆t Minimum Input Edge Rate, ACQ Devices: V from 30 ∆V / ∆t Minimum Input Edge Rate, ACTQ Devices: V from 0.8V to 2.0V ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Parameter Parameter , V @ 3.0V, 4.5V, 5. 4.5V, 5. Rating –0.5V to +7.0V –20mA +20mA – ...

Page 4

... Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND. 5. Max number of Data Inputs (n) switching. (n – 1) Inputs switching (ACQ). Input-under-test switching threshold ( threshold (V ILD ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1 +25° (V) Conditions Typ ...

Page 5

... Maximum test duration 2.0ms, one output loaded at a time. 8. Max number of outputs defined as (n). Data Inputs are driven 0V to 3V. One output @ GND. 9. Max number of data inputs (n) switching. (n – 1) inputs switching (ACTQ). Input-under-test switching threshold ( threshold (V ILD ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1 +25° ...

Page 6

... Setup Time, HIGH or LOW Hold Time, HIGH or LOW Pulse Width, HIGH W Note: 12. Voltage range 5.0 is 5.0V ± 0.5V. Voltage range 3.3 is 3.3V ± 0.3V. ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1 +25° 50pF L (10) V (V) Min. Typ. Max. CC 3.3 2.5 8 ...

Page 7

... Hold Time, HIGH or LOW Pulse Width, HIGH W Notes: 15. Voltage range 5.0 is 5.0V ± 0.5V. Capacitance Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1 +25° 50pF L (13) V (V) Min. Typ. Max. CC 5.0 2.0 6.5 7.5 5 ...

Page 8

... OHV OLP reference. 17. Input pulses have the following characteristics 1MHz 3ns 3ns, skew < 150ps Figure 1. Quiet Output Noise Voltage Waveforms ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1 and OLP OLV OHP OHV Determine the quiet output pin that demonstrates the I greatest noise levels ...

Page 9

... Physical Dimensions Dimensions are in inches (millimeters) unless otherwise noted. Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Package Number M20B 9 www.fairchildsemi.com ...

Page 10

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 4. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Package Number M20D 10 www.fairchildsemi.com ...

Page 11

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 5. 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Package Number MQA20 11 www.fairchildsemi.com ...

Page 12

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 6. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1990 Fairchild Semiconductor Corporation 74ACQ573, 74ACTQ573 Rev. 1.5 Package Number MTC20 12 www.fairchildsemi.com ...

Page 13

... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world.¥ ActiveArray¥ Bottomless¥ Build it Now¥ CoolFET¥ CROSSVOLT¥ ...

Related keywords