K4T56163QI-ZCLCC SAMSUNG [Samsung semiconductor], K4T56163QI-ZCLCC Datasheet - Page 28

no-image

K4T56163QI-ZCLCC

Manufacturer Part Number
K4T56163QI-ZCLCC
Description
256Mb I-die DDR2 SDRAM Specification
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
K4T56163QI
DQS
Note1
Note : DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.
V
V
V
V
V
V
Hold Slew Rate
REF(dc)
IL(dc)
IL(ac)
DDQ
IH(ac)
IH(dc)
Rising Signal
Figure 10 - IIIustration of nominal slew rate for tDH (single-ended DQS)
max
max
V
V
V
V
V
V
V
min
min
DDQ
IH(ac)
IH(dc)
IL(dc)
IL(ac)
SS
V
REF(dc)
SS
max
max
min
min
dc to V
dc to V
region
region
=
V
REF(dc)
REF
REF
∆TR
- Vil(dc)max
slew rate
nominal
tDS
28 of 42
tDH
∆TR
Hold Slew Rate
Falling Signal
tDS
nominal
slew rate
=
Vih(dc)min - V
tDH
∆TF
∆TF
REF(dc)
Rev. 1.0 October 2007
DDR2 SDRAM

Related parts for K4T56163QI-ZCLCC