STi7108ZWA STMICROELECTRONICS [STMicroelectronics], STi7108ZWA Datasheet

no-image

STi7108ZWA

Manufacturer Part Number
STi7108ZWA
Description
Advanced HD AVC decoder with 3D graphics acceleration
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STI7108ZWA
Manufacturer:
ST
0
Part Number:
STi7108ZWA-ES
Manufacturer:
ST
0
Features
November 2009
For further information contact your local STMicroelectronics sales office.
Open GL ES 2.0/Open VG 1.1 compatible 3D
graphics GPU for enhanced EPGs/UIs
Dual HD (1080i/720p) video decode for PIP or
mosaic support
1080p50, 1080p60 video decoding
High-performance ST40-300 500 MHz
applications CPU with Level 2 cache
High-performance ST40-300 500 MHz
real-time CPU
Dual eSATA ports
Triple USB 2.0 host ports
Dual 16-bit/32-bit LMI supporting DDR2/DDR3
Dual Ethernet GMAC
Low power process and design with dynamic
power management architecture
Advanced HD AVC decoder with 3D graphics acceleration
Transport streams
Parallel/serial in/out
Transport
Security
CPU/FPU
ST40-300
500 MHz
MMU
Interrupts
I cache
D cache
Timer
Debug
STFE
STBE
MSCC
MCHI
JTAG
Dual
processing unit
Video decoder
Application
Co-processor
Triple FDMA
Clock Gen
System serv
ST231 CPU
3D graphics
Low power
L2 cache
ST231 CPU
Delta Mu
Resets
Clocks
Modes
Audio decoder
Bdisp blitter
Tile SRAM
Video planes
Graphic planes
Cursor plane
Main VDP
Aux VDP
DEI, IQI
Capture
PCM Players
PCM Reader
DACs
Analog out
PCM I/O
S/PDIF out
ST231 CPU
Audio I/O
Display
STBus
Doc ID 16790 Rev 1
Digital video HD/SD in/out
Analog video HD/SD out
STB peripherals I/O
External interrupts
Peripherals
Smartcard
Key scan
Video I/O
DVO
Denc
Teletext
DACs
VTGs
DVP
HDMI 1.3
HDCP
SSC
UART
MAFE
PWM
GPIOs
IR/UHF
Description
STi7108 is the next generation of HD, AVC set-top
box decoder for satellite, cable, terrestrial and
IP-STB markets.
The STi7108 provides a solution for operators to
specify a range of high-performance, MPEG2 /
H.264 / VC-1 STBs.
The STi7108 can be used with Zappers, IP
clients, DVR standalone, and DVR server/home
network STBs, especially where true 3D graphics
is required.
Content delivery is possible using broadcast or
broadband networks, or both (hybrid STBs).
The STi7108 is also targeted at next generation
DLNA compatible Blu-ray (BD) and HD Media
players.
Connectivity
interfaces
Dual LMI
System
EMI
PCI
SPI
PCI peripherals
SD-MMC/SDIO
Flash, SFlash
NOR, NAND
DDR2/DDR3
Dual Ethernet
Serial Flash
Dual eSATA
Triple USB
DAA
STi7108
www.st.com
Data brief
1/12
12

Related parts for STi7108ZWA

STi7108ZWA Summary of contents

Page 1

Advanced HD AVC decoder with 3D graphics acceleration Features ■ Open GL ES 2.0/Open VG 1.1 compatible 3D graphics GPU for enhanced EPGs/UIs ■ Dual HD (1080i/720p) video decode for PIP or mosaic support ■ 1080p50, 1080p60 video decoding ■ ...

Page 2

Introduction 1 Introduction The STi7108 integrates in a single IC, multi-stream transport demultiplexing, an applications CPU, a real-time CPU, A/V decode, video processing, true 3D graphics and display, advanced security, STB peripherals, audio/video DACs, digital A/V outputs, HDMI, dual eSATA ...

Page 3

STi7108 1.1 STi7108 features summary CPUs ● Applications CPU, ST40-300, dual-issue, MMU, 32KI, 32KD caches, 500 MHz delivering >900DMIPs: – Includes an L2 cache, 256KB, 2-way set associative – Includes a tightly coupled vector FPU to accelerate 3D graphics transformations ...

Page 4

Introduction Video decoding, transcoding and post processing ● Latest generation “Delta” Video Decoder with ST231 programmable CPU core: – MPEG2, H264, VC-1/WMV9 Advanced Video Decoding – Provides flexibility to support other codecs for example MPEG4 Pt2, DivX ...

Page 5

STi7108 Display and output ● Independent Main and Aux display compositors (Video/Graphics mixing): – Four independent graphics planes (GDPs) with H and V resize, CLUT and anti- flicker filtering – Flexibility to have three graphics planes on the Main compositor ...

Page 6

Introduction Memory interfaces ● Parallel external memory and peripheral interface (EMI): – 16-bit data bus, five banks, addressing per bank. 256 Mbytes total EMI address range – Interface to Parallel NOR Flash, SLC NAND Flash, SRAM, ...

Page 7

STi7108 DVR support ● DVR supported with HDD attachment through e-SATA or USB ● Server application supported: Multi-Stream DVR recording and playback for viewing locally (with time-shift), concurrently with playback to multiple clients ● Time-shift supported without HDD attached using ...

Page 8

Target applications 2 Target applications 2.1 Satellite applications Figure 1. Satellite HD DVR ADSL Broadband File VOD Coax Multiple LNB satellite feeds on single wire Figure 2. Satellite HD four tuner DVR Moca / Homeplug / SAT-CR Ethernet ODU1 Home ...

Page 9

STi7108 2.2 Cable applications Figure 3. Cable DVR with DLNA server Up to three DVB-C streams in Cable Network VOD Coax DLNA content sharing DLNA 1.5 DMP DLNA 1.5 DMP/DMS Figure 4. Cable DVR with DLNA server Cable STV0297+ tuner ...

Page 10

Target applications Figure 5. BD player with media center (DLNA) WWW ADSL Broadband VOD/BD Live Inputs: Output: DLNA 1.5 DMP DLNA 1.5 DMP Figure 6. BD player with media center (DLNA) Homeplug / Ethernet Home Network Device GMII / TMII ...

Page 11

... STi7108 3 Ordering information Table 1. Ordering information Order code STi7108ZWA 4 Revision history Table 2. Document revision history Date 16-Nov-2009 Packaging FPBGA 35 mm × Revision 1 Initial release. Doc ID 16790 Rev 1 Ordering information Description Development version, all options Changes 11/12 ...

Page 12

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any ...

Related keywords