GS88132AD-133 GSI [GSI Technology], GS88132AD-133 Datasheet
GS88132AD-133
Related parts for GS88132AD-133
GS88132AD-133 Summary of contents
Page 1
... JEDEC-standard packages Functional Description Applications The GS88118/36AT 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support. ...
Page 2
DDQ ...
Page 3
DQP DDQ ...
Page 4
TQFP Pin Description Symbol Type I — ...
Page 5
Bump BGA—x18 Commom I/O—Top View (Package DDQ D NC DQB V DDQ E NC DQB V DDQ F NC DQB V DDQ G ...
Page 6
Bump BGA—x32 Common I/O—Top View (Package DDQ D DQC DQC V DDQ E DQC DQC V DDQ F DQC DQC V DDQ G ...
Page 7
Bump BGA—x36 Common I/O—Top View (Package DQC NC V DDQ D DQC DQC V DDQ E DQC DQC V DDQ F DQC DQC V DDQ G ...
Page 8
GS88118/32/36AD 165-Bump BGA Pin Description Symbol Type I — ...
Page 9
Register – LBO ADV CK ADSC ADSP Power Down ZZ Control Note: Only x36 version shown for simplicity. Rev: 1.04 ...
Page 10
Mode Pin Functions Mode Name Burst Order Control Output Register Control Power Down Control Note: There is a pull-up device onthe FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the ...
Page 11
Byte Write Truth Table Function GW Read H Read H Write byte a H Write byte b H Write byte c H Write byte d H Write all bytes H Write all bytes L Notes: 1. All byte outputs are ...
Page 12
Synchronous Truth Table Operation Address Used Deselect Cycle, Power Down Read Cycle, Begin Burst Read Cycle, Begin Burst Write Cycle, Begin Burst Read Cycle, Continue Burst Read Cycle, Continue Burst Write Cycle, Continue Burst Write Cycle, Continue Burst Read Cycle, ...
Page 13
Notes: 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low. 2. The upper portion of the diagram assumes active use of only the Enable (E1) and Write (B that ADSP is tied ...
Page 14
Notes: 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles ...
Page 15
Absolute Maximum Ratings (All voltages reference Symbol DDQ V I/O V Voltage on Other Input Pins IN I Input Current on Any Pin IN I Output Current on Any I/O Pin OUT P ...
Page 16
V Range Logic Levels DDQ3 Parameter V Input High Voltage DD V Input Low Voltage DD V I/O Input High Voltage DDQ V I/O Input Low Voltage DDQ Notes: 1. The part numbers of Industrial Temperature Range versions end the ...
Page 17
Undershoot Measurement and Timing 50% V – 2 50% tKC Capacitance 2 Parameter Input Capacitance Input/Output Capacitance Note: ...
Page 18
DC Electrical Characteristics Parameter Input Leakage Current (except mode pins) ZZ Input Current FT Input Current Output Leakage Current Output High Voltage Output High Voltage Output Low Voltage Rev: 1.04 3/2005 Specifications cited are subject to change without notice. For ...
Page 19
Rev: 1.04 3/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88118A(T/D)/GS88132A(D)/GS88136A(T/D) 19/36 © 2001, GSI Technology ...
Page 20
AC Electrical Characteristics Parameter Symbol Clock Cycle Time Clock to Output Valid Clock to Output Invalid Pipeline Clock to Output in Low-Z Setup time Hold time Clock Cycle Time Clock to Output Valid Clock to Output Invalid Flow Through Clock ...
Page 21
Begin Read A Cont Single Read Single Read CK ADSP tS tH ADSC tS ADV tS tH A0– Ba– tOE DQa–DQd Rev: 1.04 3/2005 Specifications cited ...
Page 22
Begin Read A Cont tKH tKH CK ADSP tS tH ADSC tS tH ADV tS tH A0– Ba– and E3 only sampled with ADSC tOE ...
Page 23
... During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time. ...
Page 24
JTAG Pin Descriptions Pin Pin Name I/O Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate TCK Test Clock In from the falling edge of TCK. The TMS input is sampled ...
Page 25
TDI TMS TCK Identification (ID) Register The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded ...
Page 26
Tap Controller Instruction Set Overview There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in ...
Page 27
SAMPLE/PRELOAD SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into ...
Page 28
JTAG TAP Instruction Set Summary Instruction Code EXTEST 000 Places the Boundary Scan Register between TDI and TDO. IDCODE 001 Preloads ID Register and places it between TDI and TDO. Captures I/O ring contents. Places the Boundary Scan Register between ...
Page 29
JTAG Port Recommended Operating Conditions and DC Characteristics Parameter 3.3 V Test Port Input High Voltage 3.3 V Test Port Input Low Voltage 2.5 V Test Port Input High Voltage 2.5 V Test Port Input Low Voltage TMS, TCK and ...
Page 30
... TCK TDI TMS TDO Parallel SRAM input JTAG Port AC Electrical Characteristics Parameter Symbol TCK Cycle Time tTKC TCK Low to TDO Valid tTKQ TCK High Pulse Width tTKH TCK Low Pulse Width tTKL TDI & TMS Set Up Time tTS TDI & TMS Hold Time ...
Page 31
TQFP Package Drawing (Package T) Symbol Description Min. Nom. Max A1 Standoff 0.05 A2 Body Thickness 1.35 b Lead Width 0.20 c Lead Thickness 0.09 D Terminal Dimension 21.9 D1 Package Body 19.9 E Terminal Dimension 15.9 E1 Package Body ...
Page 32
Package Dimensions—165-Bump FPBGA (Package D; Variation 1) A1 TOP SEATING C Rev: 1.04 3/2005 Specifications ...
Page 33
Ordering Information for GSI Synchronous Burst RAMs 1 Org Part Number 512K x 18 GS88118AT-250 512K x 18 GS88118AT-225 512K x 18 GS88118AT-200 512K x 18 GS88118AT-166 512K x 18 GS88118AT-150 512K x 18 GS88118AT-133 256K x 36 GS88136AT-250 256K ...
Page 34
... GS88118AD-133 256K x 32 GS88132AD-250 256K x 32 GS88132AD-225 256K x 32 GS88132AD-200 256K x 32 GS88132AD-166 256K x 32 GS88132AD-150 256K x 32 GS88132AD-133 256K x 36 GS88136AD-250 256K x 36 GS88136AD-225 256K x 36 GS88136AD-200 256K x 36 GS88136AD-166 256K x 36 GS88136AD-150 256K x 36 GS88136AD-133 512K x 18 ...
Page 35
... Ordering Information for GSI Synchronous Burst RAMs 1 Org Part Number 256K x 32 GS88132AD-166I 256K x 32 GS88132AD-150I 256K x 32 GS88132AD-133I 256K x 36 GS88136AD-250I 256K x 36 GS88136AD-225I 256K x 36 GS88136AD-200I 256K x 36 GS88136AD-166I 256K x 36 GS88136AD-150I 256K x 36 GS88136AD-133I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS88118AT-150IT. ...
Page 36
... Sync SRAM Datasheet Revision History DS/DateRev. Code: Old; Types of Changes New Format or Content 88118A_r1 88118A_r1; 88118A_r1_01 88118A_r1_01; 88118A_r1_02 88118A_r1_02; 88118A_r1_03 88118A_r1_03; 88118A_r1_04 Rev: 1.04 3/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88118A(T/D)/GS88132A(D)/GS88136A(T/D) • ...