LIS3LV02DL_08 STMICROELECTRONICS [STMicroelectronics], LIS3LV02DL_08 Datasheet - Page 16

no-image

LIS3LV02DL_08

Manufacturer Part Number
LIS3LV02DL_08
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
Mechanical and electrical specifications
2.3.2
Table 7.
1. Data based on standard I
2. A device must internally provide an hold time of at least 300ns for the SDA signal (referred to VIHmin of the SCL signal) to
3. Cb = total capacitance of one bus line, in pF
16/48
t
t
r(SDA)
f(SDA)
bridge the undefined region of the falling edge of SCL
t
Symbol
t
t
t
w(SP:SR)
w(SCLH)
t
w(SCLL)
t
su(SDA)
t
f
h(SDA)
t
su(SR)
su(SP)
(SCL)
h(ST)
t
t
r(SCL)
f(SCL)
I
Subject to general operating conditions for Vdd and Top.
I2C slave timing values
Figure 4.
4.Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both port
2
C - Inter IC control interface
SCL clock frequency
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
Repeated START condition
setup time
STOP condition setup time
Bus free time between STOP
and START condition
SCL
SDA
t
f(SDA)
2
Parameter
C protocol requirement, not tested in production
I
2
t
C slave timing diagram
h(ST)
START
t
w(SCLL)
t
r(SDA)
t
w(SCLH)
I
2
t
C standard mode
su(SDA)
Min
250
0
4.7
4.0
4.7
4.7
0
4
4
(2)
t
r(SCL)
(4)
t
f(SCL)
t
h(SDA)
1000
Max
3.45
100
300
(1)
20 + 0.1C
20 + 0.1C
Min
100
0
1.3
0.6
0.6
0.6
0.6
1.3
I
0
(2)
2
C fast mode
b
b
(3)
(3)
t
su(SR)
t
su(SP)
t
w(SP:SR)
Max
400
300
300
(1)
0.9
LIS3LV02DL
REPEATED
START
STOP
START
Unit
KHz
µs
ns
µs
ns
µs

Related parts for LIS3LV02DL_08