K9F6408U0A-TCB0 SAMSUNG [Samsung semiconductor], K9F6408U0A-TCB0 Datasheet
K9F6408U0A-TCB0
Available stocks
Related parts for K9F6408U0A-TCB0
K9F6408U0A-TCB0 Summary of contents
Page 1
... Bit NAND Flash Memory Revision History Revision No. History 0.0 Initial issue. 0.1 1. Revised real-time map-out algorithm(refer to technical notes) 0.2 Changed device name 1) KM29U64000AT -> K9F6408U0A-TCB0 2) KM29U64000AIT -> K9F6408U0A-TIB0 Changed the following items ITEM Program Time Number of partial program in the same page 0.3 Changed the following items ITEM ...
Page 2
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 Bit NAND Flash Memory FEATURES Voltage Supply : 2.7V ~ 3.6V Organization - Memory Cell Array : (8M + 256K)bit x 8bit - Data Register : (512 + 16)bit x8bit Automatic Program and Erase - Page Program : (512 + 16)Byte - Block Erase : (8K + 256)Byte 528-Byte Page Read Operation - Random Access : 10 s(Max.) - Serial Page Access : 50ns(Min.) Fast Write Cycle Time - Program Time : 200 s(Typ ...
Page 3
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 Figure 1. FUNCTIONAL BLOCK DIAGRAM Command Figure 2. ARRAY ORGANIZATION 16K Pages 1st half Page Register (=1024 Blocks) (=256 Bytes) 512Bytes Page Register 512 Bytes I/O 0 1st Cycle A 0 2nd Cycle A 9 3rd Cycle A 17 NOTE : Column Address : Starting Address of the Register ...
Page 4
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 PRODUCT INTRODUCTION The K9F6408U0A is a 66Mbit(69,206,016 bit) memory organized as 16,384 rows(pages) by 528 columns. Spare sixteen columns are located from column address of 512 to 527. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made cells that are serially connected to form a NAND structure ...
Page 5
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 PIN DESCRIPTION Command Latch Enable(CLE) The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal. Address Latch Enable(ALE) The ALE input controls the activating path for address to the internal address registers ...
Page 6
... Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability. RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND, K9F6408U0A-TCB0:T Parameter Supply Voltage ...
Page 7
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 VALID BLOCK Parameter Valid Block Number NOTE : K9F6408U0A 1. The may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits access these invalid blocks for program and erase ...
Page 8
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 AC Timing Characteristics for Command / Address / Data Input Parameter CLE Set-up Time CLE Hold Time CE Setup Time CE Hold Time WE Pulse Width ALE Setup Time ALE Hold Time Data Setup Time Data Hold Time Write Cycle Time WE High Hold Time AC Characteristics for Operation ...
Page 9
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 NAND Flash Technical Notes Invalid Block(s) Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The infor- mation regarding the invalid block( called as the invalid block information. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics ...
Page 10
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 NAND Flash Technical Notes (Continued) Error in write or read operation Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data.The following possible failure modes should be considered to implement a highly reliable system. In the case of status read fail- ure after erase or program, block replacement should be done ...
Page 11
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 NAND Flash Technical Notes (Continued) Erase Flow Chart Start Write 60h Write Block Address Write D0h Read Status Register I R Erase Error I Erase Completed : If erase operation results in an error, map out * the failing block and replace it with another block. ...
Page 12
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 Pointer Operation of K9F6408U0A The K9F6408U0A has three modes to set the destination of the pointer. The pointer is set to "A" area by the "00h" command, to "B" area by the "01h" command, and to "C" area by the "50h" command. Table 1 shows the destination of the pointer, and figure 2 shows the block diagram of its operations ...
Page 13
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 System Interface Using CE don’ t-care. For a easier system interface, CE may be inactive during the data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and read- ing would provide significant savings in power consumption ...
Page 14
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 * Command Latch Cycle CLE CE WE ALE I Address Latch Cycle CLE CE WE ALE I CLH CLS ALS ALH Command CLS WH t ALS FLASH MEMORY ...
Page 15
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 * Input Data Latch Cycle CLE CE t ALS ALE WE I Sequential Out Cycle after Read DIN 0 DIN 1 (CLE=L, WE=H, ALE= REH t t REA REA Dout Dout NOTES : Transition is measured 200mV from steady state voltage with load. ...
Page 16
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 * Status Read Cycle CLE I READ1 OPERATION (READ ONE PAGE) CLE ALE I/O ~ 00h or 01h Column Address R/B t CLS t CLS t CLH WHR 70h AR2 Dout N Dout N+1 ...
Page 17
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 READ1 OPERATION (INTERCEPTED BY CE) CLE CE WE ALE 00h or 01h I Column Address R/B READ2 OPERATION (READ ONE PAGE) CLE CE WE ALE RE A 50h I R/B M Address AR2 tRR Dout Page(Row) Address Busy ...
Page 18
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 SEQUENTIAL ROW READ OPERATION CLE CE WE ALE RE 00h I R/B M PAGE PROGRAM OPERATION CLE ALE RE 80h I Sequential Data Column Input Command Address R/B Dout Dout N+1 Busy N Output t WC Din ...
Page 19
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 BLOCK ERASE OPERATION CLE ALE RE 60h I Block Address R/B Auto Block Erase Setup Command MANUFACTURE & DEVICE ID READ OPERATION CLE CE WE ALE RE I/O ~ 90h 0 7 Read ID Command (ERASE ONE BLOCK DOh 17 22 Erase Command ...
Page 20
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 DEVICE OPERATION PAGE READ Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command reg- ister along with three address cycles. Once the command is latched, it does not need to be written for the following page read oper- ation ...
Page 21
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 Figure 4. Read2 Operation CLE CE WE ALE R/B RE Start Add.(3Cycle) 50h I & Don't Care) Figure 5. Sequential Row Read1 Operation R/B I/O ~ Start Add.(3Cycle 00h 01h & (SE=L, 00h Command) 1st half array 2nd half array ...
Page 22
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 Figure 6. Sequential Row Read2 Operation(SE=fixed low) R/B 50h Start Add.(3Cycle) I Don t Care) PAGE PROGRAM The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte or consecutive bytes up to 528 single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array ...
Page 23
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 BLOCK ERASE The Erase operation is done on a block(8K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions. ...
Page 24
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 READ ID The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code (E6h) respectively. The command regis- ter remains in Read ID mode until further commands are issued to it. Figure 9 shows the operation sequence. ...
Page 25
... K9F6408U0A-TCB0, K9F6408U0A-TIB0 READY/BUSY The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command reg- ister or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied ...
Page 26
Package Dimensions PACKAGE DIMENSIONS 44(40) LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) 44(40) - TSOP2 - 400F #44(40) #1 18.81 0.741 18.41 0.10 0.725 0.004 0.805 0.35 0.10 0.032 0.014 0.004 #23(21) #22(20) Max. 0.80 0.0315 26 FLASH MEMORY Unit ...