AT89S8253-24JU SL383 Atmel, AT89S8253-24JU SL383 Datasheet - Page 10

• Manufacturer Part Number: AT89S8253-24JU SL383
• Manufacturer: Atmel

6.1
Table 6-1.
Figure 6-1.
10
EECON Address = 96H
Not Bit Addressable
Symbol
EELD
EEMWE
EEMEN
DPS
RDY/BSY
WRTINH
Bit
Memory Control Register
AT89S8253
Function
EEPROM data memory load enable bit. Used to implement Page Mode Write. A MOVX instruction writing into the data
EEPROM will not initiate the programming cycle if this bit is set, rather it will just load data into the volatile data buffer of
the data EEPROM memory. Before the last MOVX, reset this bit and the data EEPROM will program all the bytes
previously loaded on the same page of the address given by the last MOVX instruction.
EEPROM data memory write enable bit. Set this bit to 1 before initiating byte write to on-chip EEPROM with the MOVX
instruction. User software should set this bit to 0 after EEPROM write is completed.
Internal EEPROM access enable. When EEMEN = 1, the MOVX instruction with DPTR will access on-chip EEPROM
instead of external data memory if the address used is less than 2K. When EEMEN = 0 or the address used is ≥ 2K,
MOVX with DPTR accesses external data memory.
Data pointer register select. DPS = 0 selects the first bank of data pointer register, DP0, and DPS = 1 selects the
second bank, DP1.
RDY/BSY (Ready/Busy) flag for the data EEPROM memory. This is a read-only bit which is cleared by hardware during
the programming cycle of the on-chip EEPROM. It is also set by hardware when the programming is completed. Note
that RDY/BSY will be cleared long after the completion of the MOVX instruction which has initiated the programming
cycle.
WRTINH (Write Inhibit) is a READ-ONLY bit which is cleared by hardware when V
of the on-chip EEPROM to be executed. When this bit is cleared, an ongoing programming cycle will be aborted or a
new programming cycle will not start.
EECON – Data EEPROM Control Register
Data EEPROM Write Sequence
MOVX DATA
RDY/BSY
–
7
EEMWE
EEMEN
EELD
In addition, during EEPROM programming, an attempted read from the EEPROM will fetch the
byte being written with the MSB complemented. Once the write cycle is completed, true data are
valid at all bit locations.
The EECON register contains control bits for the 2K bytes of on-chip data EEPROM. It also con-
tains the control bit for the dual data pointer.
–
6
EELD
5
0
1
EEMWE
4
2
3
EEMEN
3
30
DPS
2
cc
31
is too low for the programming cycle
Reset Value = XX00 0011B
RDY/BSY
~
4 ms
1
WRTINH
3286P–MICRO–3/10
0