MKL16Z128VLH4 Freescale Semiconductor, MKL16Z128VLH4 Datasheet - Page 58

• Manufacturer Part Number: MKL16Z128VLH4
• Description: ARM Microcontrollers - MCU CORTEX M0+CORE FLEX USB
• Manufacturer: Freescale Semiconductor
• Series: KL16r

Specifications of MKL16Z128VLH4

• Rohs: yes
• Core: ARM Cortex M4
• Processor Series: KL1
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 48 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 16 KB
• On-chip Adc: Yes
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-64
• Mounting Style: SMD/SMT
• A/d Bit Size: 16 bit
• A/d Channels Available: 1
• Interface Type: I2C, I2S, SPI, UART
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 28 to 70
• Number Of Timers: 3
• On-chip Dac: Yes
• Program Memory Type: Flash

58
QorIQ
Based on a revolutionary new
software-aware networking
system architecture
The Freescale QorIQ communications processor portfolio is unmatched
in depth and breadth. With the addition of the next-generation QorIQ
LS1 and LS2 product families built on Layerscape architecture
integrating the ARM Cortex™-A7 or ARM Cortex™-A15 core,
the portfolio extends performance to the smallest-form-factor, power-
constrained networking applications. Optimized performance and
power efficiency are key advantages of these new families, which
feature complete compatibility of features such as virtualization
and cache coherency, together with pin compatibility, to enable
customers to simply and smoothly migrate applications between these
next-generation QorIQ families. Additionally, QorIQ processors built
on Layerscape architecture will deliver a unique combination of our
unmatched networking expertise with ARM’s extensive ecosystem.
Processors Built on Layerscape Architecture
Layerscape Architecture
Layerscape is the underlying network system
architecture of the QorIQ LS1 and LS2
family devices. The architecture enables
next-generation networks with up to 100
Gb/s performance and enhanced packet
processing capabilities. Design effort is
simplified with a standard, open programming
model and a software-aware architecture
framework that enables customers to fully
exploit the underlying hardware for maximum
optimization, with the capability to easily adapt
to network changes for real-time “soft” control
over the network. A uniform hardware and
software model provides the compatibility and
scalability required for customers designing
end-to-end networking equipment from
home- to carrier-class products. The unique,
core-agnostic architecture incorporates the
optimum core for the given application—ARM
cores or Power Architecture
®
cores.