MPC8308CZQAFDA Freescale Semiconductor, MPC8308CZQAFDA Datasheet - Page 40

• Manufacturer Part Number: MPC8308CZQAFDA
• Description: Microprocessors - MPU E300 ext tmp Qual333
• Manufacturer: Freescale Semiconductor

Specifications of MPC8308CZQAFDA

• Processor Series: MPC8308
• Core: e300
• Maximum Clock Frequency: 333 MHz
• Interface Type: I2C, JTAG, UART
• Operating Supply Voltage: 0.95 V to 1.05 V
• Maximum Operating Temperature: - 40 C to + 105 C
• Mounting Style: SMD/SMT
• Package / Case: MAPBGA-475

Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in
3. A T
4. The receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to
5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there
6. The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure
7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm
PCI Express
11.5
The RX eye diagram in
(Figure
measured with the compliance/test measurement load
diagram measured over a range of systems at the input receiver of any real PCI Express component. The
degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon
parasitic characteristics which cause the real PCI Express component to vary in impedance from the
compliance/test measurement load. The input receiver eye diagram is implementation specific and is not
specified. RX component designer should provide additional margin to adequately compensate for the
degraded minimum Receiver eye diagram (shown in
adequate combination of system simulations and the return loss measured looking into the RX package
and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the
eye diagram.
The eye diagram must be valid for any 250 consecutive UIs. A recovered TX UI is calculated over 3500
consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive
UI in the center of the 3500 UI used for calculating the TX UI.
40
the RX device when taking measurements (also refer to the receiver compliance eye diagram shown in
to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used
as a reference for the eye diagram.
collected any 250 consecutive UIs. The T
median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250
consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in
time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks
to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used
as the reference for the eye diagram.
300 mV and the D– line biased to –300 mV and a common mode return loss greater than or equal to 6 dB (no bias required)
over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference
impedance for return loss measurements for is 50  to ground for both the D+ and D– line (that is, as measured by a vector
network analyzer with 50- probes, see
measurement.
is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at
300 mV above the RX ground.
using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated
data.
RX-EYE
Parameter
29) in place of any real PCI Express RX component. In general, the minimum receiver eye diagram
Receiver Compliance Eye Diagrams
= 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect
Table 35. Differential Receiver (RX) Input Specifications (continued)
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
Figure 28
Symbol
is specified using the passive compliance/test measurement load
Figure
RX-EYE-MEDIAN-to-MAX-JITTER
29). Note that the series capacitors, C
Comments
Figure
(Figure
specification ensures a jitter distribution in which the
28) expected at the input receiver based on an
29) is larger than the minimum receiver eye
TX
, is optional for the return loss
Min
Typical
Figure 29
Freescale Semiconductor
Figure
Max
should be used as
28). If the clocks
Units Note