CAT25512HU5I-GT3 ON Semiconductor, CAT25512HU5I-GT3 Datasheet - Page 4

• Manufacturer Part Number: CAT25512HU5I-GT3
• Description: EEPROM 512KB SPI SER CMOS EEPROM
• Manufacturer: ON Semiconductor

Specifications of CAT25512HU5I-GT3

• Rohs: yes
• Memory Size: 512 KB
• Organization: 64 x 8
• Data Retention: 100 yr
• Maximum Clock Frequency: 20 MHz
• Maximum Operating Current: 1.2 mA
• Operating Supply Voltage: 1.8 V to 5.5 V
• Maximum Operating Temperature: + 130 C
• Mounting Style: SMD/SMT
• Package / Case: UDFN-8

Pin Description
SI: The serial data input pin accepts op−codes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25512.
CS: The chip select input pin is used to enable/disable the
CAT25512. When CS is high, the SO output is tri−stated (high
impedance) and the device is in Standby Mode (unless an
internal write operation is in progress). Every communication
session between host and CAT25512 must be preceded by a
high to low transition and concluded with a low to high
transition of the CS input.
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low and the WPEN bit in the Status Register (refer to
Status Register description, later in this Data Sheet) is set to
“1”, writing to the Status Register is disabled.
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25512, without having to retransmit
the entire sequence at a later time. To pause, HOLD must be
taken low and to resume it must be taken back high, with the
SCK input low during both transitions. When not used for
pausing, it is recommended the HOLD input to be tied to
V
CC
, either directly or through a resistor.
SCK
SO
CS
SI
t
CNH
HI−Z
t
SU
t
CSS
VALID
IN
t
t
H
WH
Figure 2. Synchronous Data Timing
t
WL
http://onsemi.com
t
V
t
t
RI
FI
VALID
OUT
4
t
HO
Functional Description
Interface (SPI) bus protocol, modes (0,0) and (1,1). The
device contains an 8−bit instruction register. The instruction
set and associated op−codes are listed in Table 7.
simply providing the READ command and an address.
Writing to the CAT25512, in addition to a WRITE
command, address and data, also requires enabling the
device for writing by first setting certain bits in a Status
Register, as will be explained later.
CAT25512 will accept any one of the six instruction
op−codes listed in Table 7 and will ignore all other possible
8−bit combinations. The communication protocol follows
the timing from Figure 2.
(128 bytes) which can be accessed for Read and Write
operations when the IPL bit from the Status Register is set
to “1”. The user can also choose to make the Identification
Page permanent write protected.
Table 7. INSTRUCTION SET
The CAT25512 device supports the Serial Peripheral
Reading data stored in the CAT25512 is accomplished by
After a high to low transition on the CS input pin, the
The CAT25512 features an additional Identification Page
Instruction
WRITE
WREN
WRSR
RDSR
READ
WRDI
t
CSH
t
V
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Opcode
t
DIS
t
CS
t
CNS
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
Operation
HI−Z