LCMXO2-1200HC-4TG100I Lattice, LCMXO2-1200HC-4TG100I Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2-1200HC-4TG100I
Manufacturer Part Number
LCMXO2-1200HC-4TG100I
Description
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 3.3V -4 SPD
Manufacturer
Lattice
Datasheet
1.LCMXO2-256HC-4SG32I.pdf
(106 pages)
Specifications of LCMXO2-1200HC-4TG100I
Rohs
yes
Number Of Gates
1.2 K
Embedded Block Ram - Ebr
64 Kbit
Number Of I/os
80
Maximum Operating Frequency
269 MHz
Operating Supply Voltage
1.14 V to 3.465 V, 2.375 V to 3.465 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Package / Case
TQFP-100
Distributed Ram
10 Kbit
Minimum Operating Temperature
- 40 C
Operating Supply Current
3.49 mA
Factory Pack Quantity
90
User Flash Memory - Ufm
64 Kbit
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO2-1200HC-4TG100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO2-1200HC-4TG100I
Manufacturer:
LATTICE/莱迪斯
Quantity:
20 000
Company:
Part Number:
LCMXO2-1200HC-4TG100IR1
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Table 2-12. Supported Input Standards
Types of Output Buffers
Differential Output Emulation
Capability
PCI Clamp Support
Single-Ended Interfaces
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI
SSTL18 (Class I, Class II)
SSTL25 (Class I, Class II)
HSTL18 (Class I, Class II)
Differential Interfaces
LVDS
BLVDS, MVDS, LVPECL, RSDS
Differential SSTL18 Class I, II
Differential SSTL25 Class I, II
Differential HSTL18 Class I, II
1. Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.
2. Reduced functionality. Refer to TN1202,
1
No
Single-ended buffers with
complementary outputs (all I/O
banks)
All I/O banks
Input Standard
MachXO2-256,
MachXO2-640
MachXO2 sysIO Usage Guide
2-24
Single-ended buffers with
complementary outputs (all I/O
banks)
Differential buffers with true
LVDS outputs (50% on top
side)
All I/O banks
Clamp on bottom side only
3.3V
2
2
2
2
MachXO2-640U,
MachXO2-1200
2.5V
2
2
2
2
2
VCCIO (Typ.)
1.8V
2
2
2
2
2
for more detail.
MachXO2 Family Data Sheet
1.5
2
2
2
2
2
Single-ended buffers with
complementary outputs (all I/O
banks)
Differential buffers with true
LVDS outputs (50% on top
side)
All I/O banks
Clamp on bottom side only
1.2V
MachXO2-2000/U,
MachXO2-1200U
MachXO2-4000,
MachXO2-7000
2
Architecture