LCMXO2-1200ZE-1TG100I Lattice, LCMXO2-1200ZE-1TG100I Datasheet - Page 73
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2-1200ZE-1TG100I
Manufacturer Part Number
LCMXO2-1200ZE-1TG100I
Description
FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
Manufacturer
Lattice
Datasheet
1.LCMXO2-256HC-4SG32I.pdf
(106 pages)
Specifications of LCMXO2-1200ZE-1TG100I
Rohs
yes
Number Of Gates
1.2 K
Embedded Block Ram - Ebr
64 Kbit
Number Of I/os
80
Maximum Operating Frequency
104 MHz
Operating Supply Voltage
1.14 V to 3.465 V, 2.375 V to 3.465 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Package / Case
TQFP-100
Distributed Ram
10 Kbit
Minimum Operating Temperature
- 40 C
Operating Supply Current
56 uA
Factory Pack Quantity
90
User Flash Memory - Ufm
64 Kbit
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO2-1200ZE-1TG100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO2-1200ZE-1TG100IR1
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Flash Download Time
JTAG Port Timing Specifications
f
t
t
t
t
t
t
t
t
t
t
t
t
MAX
BTCPH
BTCPL
BTS
BTH
BTCO
BTCODIS
BTCOEN
BTCRS
BTCRH
BUTCO
BTUODIS
BTUPOEN
Symbol
t
1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.
2. The Flash download time is measured starting from the maximum voltage of POR trip point.
REFRESH
Symbol
TCK clock frequency
TCK [BSCAN] clock pulse width low
TCK [BSCAN] setup time
TCK [BSCAN] hold time
TAP controller falling edge of clock to valid output
TAP controller falling edge of clock to valid disable
TAP controller falling edge of clock to valid enable
BSCAN test capture register setup time
BSCAN test capture register hold time
BSCAN test update register, falling edge of clock to valid output
BSCAN test update register, falling edge of clock to valid disable
BSCAN test update register, falling edge of clock to valid enable
TCK [BSCAN] clock pulse width high
POR to Device I/O Active
1, 2
Parameter
Parameter
3-34
LCMXO2-256
LCMXO2-640
LCMXO2-640U
LCMXO2-1200
LCMXO2-1200U
LCMXO2-2000
LCMXO2-2000U
LCMXO2-4000
LCMXO2-7000
Device
DC and Switching Characteristics
MachXO2 Family Data Sheet
Typ.
Min.
0.6
1.0
1.9
1.9
1.4
1.4
2.4
2.4
3.8
20
20
10
20
—
—
—
—
—
—
—
8
8
Units
Max.
ms
ms
ms
ms
ms
ms
ms
ms
ms
25
10
10
10
25
25
25
—
—
—
—
—
—
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns