LFE2-6E-6T144I Lattice, LFE2-6E-6T144I Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-6E-6T144I
Manufacturer Part Number
LFE2-6E-6T144I
Description
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O DSP 1.2V -6 I
Manufacturer
Lattice
Datasheet
1.LFE2-70E-7F900C.pdf
(104 pages)
Specifications of LFE2-6E-6T144I
Number Of I/os
90
Maximum Operating Frequency
357 MHz
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 100 C
Mounting Style
SMD/SMT
Package / Case
TQFP-144
Minimum Operating Temperature
- 40 C
Factory Pack Quantity
300
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-6E-6T144I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 2-19. Comparison of General DSP and LatticeECP2 Approaches
sysDSP Block Capabilities
The sysDSP block in the LatticeECP2 family supports four functional elements in three 9, 18 and 36 data path
widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned)
of its operands. The operands in the LatticeECP2 family sysDSP Blocks can be either signed or unsigned but not
mixed within a function element. Similarly, the operand widths cannot be mixed within a block. In LatticeECP2 fam-
ily of devices the DSP elements can be concatenated.
The resources in each sysDSP block can be configured to support the following four elements:
• MULT (Multiply)
• MAC (Multiply, Accumulate)
• MULTADD (Multiply, Addition/Subtraction)
• MULTADDSUM (Multiply, Addition/Subtraction, Accumulate)
The number of elements available in each block depends in the width selected from the three available options x9,
x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions.
Table 2-7 shows the capabilities of the block.
Table 2-7. Maximum Number of Elements in a Block
Some options are available in four elements. The input register in all the elements can be directly loaded or can be
loaded as shift register from previous operand registers. By selecting ‘dynamic operation’ the following operations
are possible:
MULT
MAC
MULTADD
MULTADDSUM
Width of Multiply
Accumulator
Multiplier
Single
Operand
Function implemented in
General purpose DSP
A
x
Operand
B
M loops
x9
8
2
4
2
Operand
A
x
Operand
Multiplier 0
B
2-20
Multiplier 1
Operand
A
accumulate
x
Function implemented
(k adds)
m/k
Operand
in LatticeECP2
B
+
x18
4
2
2
1
Output
LatticeECP2 Family Data Sheet
Operand
A
x
Operand
Multiplier k
B
loops
m/k
Architecture
x36
—
—
—
1